
---------- Begin Simulation Statistics ----------
simSeconds                                   0.037867                       # Number of seconds simulated (Second)
simTicks                                  37867299500                       # Number of ticks simulated (Tick)
finalTick                                 37867299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    916.06                       # Real time elapsed on the host (Second)
hostTickRate                                 41337058                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     932020                       # Number of bytes of host memory used (Byte)
simInsts                                    134892281                       # Number of instructions simulated (Count)
simOps                                      238702012                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   147252                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     260574                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       151469199                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       56081631                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1224                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      55998248                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1972                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              576086                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           772410                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                324                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          151050150                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.370726                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.161099                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                131171952     86.84%     86.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6380914      4.22%     91.06% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4464938      2.96%     94.02% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2507576      1.66%     95.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2942747      1.95%     97.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1260544      0.83%     98.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1314777      0.87%     99.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   851256      0.56%     99.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   155446      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            151050150                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13291      1.71%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   116      0.01%      1.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   101      0.01%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   65      0.01%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  19      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           687366     88.60%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1815      0.23%     90.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1240      0.16%     90.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            11255      1.45%     92.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           60571      7.81%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6482      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     28698567     51.25%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          317      0.00%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2935      0.01%     51.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4131696      7.38%     58.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2653      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27401      0.05%     58.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6358      0.01%     58.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4207      0.01%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1819      0.00%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7135842     12.74%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           26      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016301      5.39%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1005463      1.80%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       188185      0.34%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       186087      0.33%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9202612     16.43%     95.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2380668      4.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      55998248                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.369701                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             775840                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.013855                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               205209383                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               27698071                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27017315                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 58615075                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                28961185                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        28886042                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   27080429                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    29687177                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         55966019                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      9384894                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32229                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          11950669                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5242089                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2565775                       # Number of stores executed (Count)
system.cpu0.numRate                          0.369488                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1934                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         419049                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30543154                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     55506763                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.959187                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.959187                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.201646                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.201646                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  44200802                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 19383183                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   36952080                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  23496668                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   32158613                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  14748967                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 23455940                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9359391                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2571533                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129523                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       127961                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5297382                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5242317                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9085                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2155399                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2151703                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998285                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19465                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10775                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6666                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4109                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          882                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         463562                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            900                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9334                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    150982676                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.367637                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.524075                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      139491170     92.39%     92.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2668719      1.77%     94.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         979575      0.65%     94.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1423357      0.94%     95.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         800544      0.53%     96.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         324682      0.22%     96.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         268742      0.18%     96.67% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          36311      0.02%     96.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4989576      3.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    150982676                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30543154                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              55506763                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   11825860                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9276484                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5205272                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28828421                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   38174422                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9089                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2185      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     28379670     51.13%     51.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          288      0.00%     51.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2648      0.00%     51.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4128371      7.44%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14581      0.03%     58.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3593      0.01%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7130444     12.85%     71.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     71.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008179      5.42%     76.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     76.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002753      1.81%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       130652      0.24%     78.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       169356      0.31%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9145832     16.48%     95.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380020      4.29%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     55506763                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4989576                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      6741421                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          6741421                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      6741421                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         6741421                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      5138443                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        5138443                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      5138443                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       5138443                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 208698343493                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 208698343493                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 208698343493                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 208698343493                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     11879864                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     11879864                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     11879864                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     11879864                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.432534                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.432534                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.432534                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.432534                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 40615.093617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 40615.093617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 40615.093617                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 40615.093617                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      4702349                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         4053                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       164304                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           24                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     28.619808                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   168.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314756                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314756                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      4069420                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      4069420                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      4069420                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      4069420                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1069023                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1069023                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1069023                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1069023                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  85364806492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  85364806492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  85364806492                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  85364806492                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.089986                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.089986                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.089986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.089986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 79853.105585                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 79853.105585                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 79853.105585                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 79853.105585                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067711                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1092750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1092750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 25412.790698                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 25412.790698                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      2637250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2637250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 61331.395349                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61331.395349                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4491199                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4491199                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4839493                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4839493                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 184710472250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 184710472250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9330692                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9330692                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.518664                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.518664                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 38167.318818                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 38167.318818                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      4069413                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      4069413                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       770080                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       770080                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  61526836250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  61526836250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.082532                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082532                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 79896.681189                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 79896.681189                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2250222                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2250222                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298950                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298950                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  23987871243                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  23987871243                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2549172                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2549172                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117273                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117273                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 80240.412253                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 80240.412253                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298943                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298943                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  23837970242                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  23837970242                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117271                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117271                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 79740.854417                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 79740.854417                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.383178                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             7810890                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068980                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.306863                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.383178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          141                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          882                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24829596                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24829596                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3156498                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            140395017                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4781731                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2704239                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12665                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2148086                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1356                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              56177674                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6576                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4611650                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30931521                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5297382                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2177834                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    146411533                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28002                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1651                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11255                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4486064                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3440                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         151050150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.372583                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.592088                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               141729145     93.83%     93.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  903090      0.60%     94.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  407212      0.27%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1326059      0.88%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  218392      0.14%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  297075      0.20%     95.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  283853      0.19%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  561691      0.37%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5323633      3.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           151050150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.034973                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.204210                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4482561                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4482561                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4482561                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4482561                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3503                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3503                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3503                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3503                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    230500749                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    230500749                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    230500749                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    230500749                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4486064                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4486064                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4486064                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4486064                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000781                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000781                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000781                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000781                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 65800.956038                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 65800.956038                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 65800.956038                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 65800.956038                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1131                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     80.785714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2249                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2249                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          740                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          740                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          740                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          740                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2763                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2763                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2763                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2763                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    187209249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    187209249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    187209249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    187209249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000616                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000616                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000616                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000616                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 67755.790445                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 67755.790445                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 67755.790445                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 67755.790445                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2249                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4482561                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4482561                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3503                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3503                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    230500749                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    230500749                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4486064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4486064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000781                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000781                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 65800.956038                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 65800.956038                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          740                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          740                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2763                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2763                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    187209249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    187209249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 67755.790445                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 67755.790445                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.541595                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4485323                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2762                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1623.940261                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.541595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          328                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           8974890                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          8974890                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12665                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  29248934                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                21915409                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              56082855                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1031                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9359391                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2571533                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  568                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   252877                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                21644110                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           331                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2761                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8008                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10769                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                55912197                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               55903357                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 40257477                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 65978914                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.369074                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.610157                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      11599                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  82907                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  68                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                331                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22157                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  32                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 37943                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9276484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            82.454059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          132.665903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4173410     44.99%     44.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              151581      1.63%     46.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1129365     12.17%     58.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              795187      8.57%     67.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              427203      4.61%     71.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              189485      2.04%     74.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               85469      0.92%     74.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               68214      0.74%     75.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               54908      0.59%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               35549      0.38%     76.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             20330      0.22%     76.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             17201      0.19%     77.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             17655      0.19%     77.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             19884      0.21%     77.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             19030      0.21%     77.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             12587      0.14%     77.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              6753      0.07%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              4560      0.05%     77.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              2023      0.02%     77.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              1407      0.02%     77.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1060      0.01%     77.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              1756      0.02%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               706      0.01%     78.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              1578      0.02%     78.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            122995      1.33%     79.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            122348      1.32%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            256247      2.76%     83.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            251580      2.71%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            366537      3.95%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            263644      2.84%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          656232      7.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1889                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9276484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9343325                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2565799                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13055                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5060                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4487772                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1967                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12665                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4162130                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               60671416                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8492                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  6162756                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             80032691                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              56141343                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1613589                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3703662                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                736935                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              75030163                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           73396224                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  164949482                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44446264                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 36971134                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             72381322                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1014893                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 16644072                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       201923528                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      112008371                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30543154                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  55506763                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2865                       # Number of system calls (Count)
system.cpu1.numCycles                       106526350                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       25970382                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     214                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      26006726                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   116                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18854                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            22958                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          106502906                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.244188                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.959487                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 97049931     91.12%     91.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3159419      2.97%     94.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2449417      2.30%     96.39% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1079322      1.01%     97.40% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   771981      0.72%     98.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   969841      0.91%     99.04% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   408586      0.38%     99.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   593410      0.56%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    20999      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            106502906                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2200      1.58%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            62405     44.93%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     46.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   141      0.10%     46.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   42      0.03%     46.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            13692      9.86%     56.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           60417     43.49%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          213      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16533175     63.57%     63.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     63.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     63.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1125105      4.33%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          104      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125009      4.33%     72.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      3.85%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       556430      2.14%     78.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125909      0.48%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3165129     12.17%     90.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2375130      9.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      26006726                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.244134                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             138906                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.005341                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               136937279                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15236802                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15214755                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 21718101                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10752656                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        10750851                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15218113                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    10927306                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         26006374                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3721510                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      352                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           6222509                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2159538                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2500999                       # Number of stores executed (Count)
system.cpu1.numRate                          0.244131                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            132                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          23444                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1248583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14778915                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     25951677                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              7.207995                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         7.207995                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.138735                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.138735                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  25617790                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10216348                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   12751005                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   8375658                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   10797175                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7528064                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11542786                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3681940                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2501381                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125638                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125268                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2161550                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2160484                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              262                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1605465                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1605347                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999927                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    216                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            336                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             298                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          17164                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              206                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    106500501                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.243677                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.160062                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       99930907     93.83%     93.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2104103      1.98%     95.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         467459      0.44%     96.25% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         627595      0.59%     96.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         770792      0.72%     97.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         590826      0.55%     98.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         262918      0.25%     98.36% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         552143      0.52%     98.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1193758      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    106500501                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14778915                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              25951677                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6180594                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3679930                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2157992                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10750428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   20147832                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           61      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     16520574     63.66%     63.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     63.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     63.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1125029      4.34%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.33%     72.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      3.85%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       554790      2.14%     78.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125584      0.48%     78.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125140     12.04%     90.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375080      9.15%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     25951677                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1193758                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3068267                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3068267                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3068267                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3068267                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3113751                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3113751                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3113751                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3113751                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  85142783748                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  85142783748                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  85142783748                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  85142783748                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      6182018                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6182018                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6182018                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6182018                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.503679                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.503679                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.503679                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.503679                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 27344.120884                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 27344.120884                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 27344.120884                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 27344.120884                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      4733819                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2608                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       163513                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     28.950720                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    96.592593                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312442                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312442                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2425771                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2425771                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2425771                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2425771                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       687980                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       687980                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       687980                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       687980                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  57228587748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  57228587748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  57228587748                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  57228587748                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.111287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.111287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.111287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.111287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 83183.504968                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 83183.504968                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 83183.504968                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 83183.504968                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686823                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1118750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1118750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 26636.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 26636.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2309000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2309000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 54976.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 54976.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       864604                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         864604                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2816795                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2816795                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  61291000250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  61291000250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      3681399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      3681399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.765143                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.765143                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 21759.127040                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 21759.127040                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2425771                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2425771                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       391024                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       391024                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  33525282250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  33525282250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.106216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.106216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 85737.147208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 85737.147208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203663                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203663                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296956                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296956                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  23851783498                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  23851783498                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118753                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118753                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 80320.934745                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 80320.934745                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296956                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296956                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  23703305498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  23703305498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118753                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118753                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 79820.934745                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 79820.934745                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1013.407693                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3756338                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            687993                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.459849                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          312264000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1013.407693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.989656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.989656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13052209                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13052209                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  668304                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            102284703                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2133474                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1416187                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   238                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1605103                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              25972576                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  319                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1361523                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      14792652                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2161550                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1605601                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    105141021                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    588                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1353524                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   88                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         106502906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.243915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.270844                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               101775275     95.56%     95.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  766152      0.72%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  261004      0.25%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  190687      0.18%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  710167      0.67%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  130225      0.12%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  150107      0.14%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  429308      0.40%     98.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2089981      1.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           106502906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.020291                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.138864                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1353363                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1353363                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1353363                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1353363                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          161                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            161                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          161                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           161                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     11919500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     11919500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     11919500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     11919500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1353524                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1353524                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1353524                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1353524                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 74034.161491                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 74034.161491                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 74034.161491                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 74034.161491                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          131                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          131                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     10396500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10396500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     10396500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10396500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000097                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 79362.595420                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 79362.595420                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 79362.595420                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 79362.595420                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1353363                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1353363                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          161                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          161                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     11919500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     11919500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1353524                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1353524                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 74034.161491                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 74034.161491                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          131                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          131                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     10396500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10396500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 79362.595420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 79362.595420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          122.210990                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1353494                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               131                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          10332.015267                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          312212000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   122.210990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.238693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.238693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2707179                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2707179                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      238                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     78444                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                21923137                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              25970596                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3681940                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2501381                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   84                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1008                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                21903483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          166                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 308                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                25965714                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               25965606                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 18411237                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 27371202                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.243748                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.672650                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        123                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   2003                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   717                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 37447                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3679930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            69.714735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          118.710600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                710805     19.32%     19.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               27651      0.75%     20.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             1004077     27.29%     47.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              535488     14.55%     61.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              408217     11.09%     73.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              190849      5.19%     78.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               98355      2.67%     80.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               75046      2.04%     82.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               59675      1.62%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               36711      1.00%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             19762      0.54%     86.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             17265      0.47%     86.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             17810      0.48%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             18115      0.49%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             19332      0.53%     88.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             13260      0.36%     88.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              6867      0.19%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              4652      0.13%     88.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              2060      0.06%     88.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              1445      0.04%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               967      0.03%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               598      0.02%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               543      0.01%     88.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               388      0.01%     88.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               398      0.01%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               656      0.02%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              9893      0.27%     89.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              5629      0.15%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289            117063      3.18%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             19208      0.52%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          257145      6.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3679930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3681570                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2500999                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6274                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1353530                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  10923566250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  10923566250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10923566250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  26943733250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  10923566250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   238                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1158857                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               27224756                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2992228                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             75125932                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              25971712                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               266173                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1222273                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2006                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              74384739                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           39582514                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   81241550                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                25546228                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 12752277                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             39548514                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   33880                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  7430029                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       131275272                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       51940280                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14778915                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  25951677                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       106517470                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       25918732                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     208                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      25953008                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    98                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17499                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            21195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 67                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          106496940                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.243697                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.960792                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 97103360     91.18%     91.18% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3120604      2.93%     94.11% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2460249      2.31%     96.42% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1022844      0.96%     97.38% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   772860      0.73%     98.11% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   997388      0.94%     99.04% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   395664      0.37%     99.41% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   600758      0.56%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    23213      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            106496940                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2128      1.53%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            62311     44.69%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     46.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   139      0.10%     46.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   43      0.03%     46.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            14646     10.51%     56.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           60152     43.14%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          188      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16486772     63.53%     63.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     63.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     63.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1125095      4.34%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           19      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           48      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           18      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125009      4.33%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000000      3.85%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       552114      2.13%     78.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125739      0.48%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      3162573     12.19%     90.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2375086      9.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      25953008                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.243650                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             139419                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.005372                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               136829374                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               15184680                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       15163797                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 21713099                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                10751765                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        10750509                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   15167141                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    10925098                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         25952669                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3714643                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      339                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           6215434                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2151234                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2500791                       # Number of stores executed (Count)
system.cpu2.numRate                          0.243647                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            132                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          20530                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1257295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   14749795                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     25901374                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              7.221624                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         7.221624                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.138473                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.138473                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  25565200                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10186176                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   12750563                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   8375390                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   10755193                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7502953                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11519050                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3677478                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2501192                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125672                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125302                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2153131                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2152087                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              245                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1601347                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1601205                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999911                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    216                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            333                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             295                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15811                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              192                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    106494747                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.243217                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.159240                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       99939187     93.84%     93.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2100549      1.97%     95.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         467851      0.44%     96.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         623059      0.59%     96.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         768504      0.72%     97.56% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         589189      0.55%     98.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         262481      0.25%     98.36% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         550317      0.52%     98.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1193610      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    106494747                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            14749795                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              25901374                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6176111                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3675586                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2149741                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   20101652                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     16474867     63.61%     63.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     63.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     63.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1125020      4.34%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.34%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      3.86%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       550504      2.13%     78.28% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125481      0.48%     78.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125082     12.07%     90.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375044      9.17%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     25901374                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1193610                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3066145                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3066145                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3066145                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3066145                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      3111274                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        3111274                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      3111274                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       3111274                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  84182674496                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  84182674496                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  84182674496                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  84182674496                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      6177419                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6177419                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6177419                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6177419                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.503653                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.503653                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.503653                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.503653                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 27057.300159                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 27057.300159                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 27057.300159                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 27057.300159                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      4579998                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         2998                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       161620                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     28.338065                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   111.037037                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312446                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312446                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2423310                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2423310                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2423310                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2423310                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       687964                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       687964                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687964                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687964                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  57144506246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  57144506246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  57144506246                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  57144506246                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.111368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.111368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.111368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.111368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 83063.221689                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 83063.221689                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 83063.221689                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 83063.221689                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686806                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1227000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1227000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 29214.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 29214.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2524750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2524750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 60113.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 60113.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data       862621                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         862621                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2814317                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2814317                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  60327397750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  60327397750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3676938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3676938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.765397                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.765397                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 21435.892883                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 21435.892883                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2423310                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2423310                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       391007                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       391007                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  33437708000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  33437708000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.106340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.106340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 85516.903789                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 85516.903789                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296957                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296957                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  23855276746                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  23855276746                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500481                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500481                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118760                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118760                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 80332.427745                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 80332.427745                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296957                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296957                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  23706798246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  23706798246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 79832.427745                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 79832.427745                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1013.432161                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3754198                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687977                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.456866                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          314410000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1013.432161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.989680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.989680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13042991                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13042991                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  652049                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            102305935                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2144889                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1393842                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   225                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1600975                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              25920770                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  311                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1357852                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      14762362                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2153131                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1601459                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    105138705                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    560                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1348564                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   93                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         106496940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.243438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.270718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               101775685     95.57%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  778022      0.73%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  270844      0.25%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  175692      0.16%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  702325      0.66%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  127437      0.12%     97.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  137899      0.13%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  427600      0.40%     98.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2101436      1.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           106496940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.020214                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.138591                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1348403                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1348403                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1348403                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1348403                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          161                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            161                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          161                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           161                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     11672500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11672500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     11672500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11672500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1348564                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1348564                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1348564                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1348564                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst        72500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total        72500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst        72500                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total        72500                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          130                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          130                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      9872000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      9872000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      9872000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      9872000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 75938.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 75938.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 75938.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 75938.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1348403                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1348403                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          161                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          161                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     11672500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11672500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1348564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1348564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst        72500                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total        72500                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          130                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          130                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      9872000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      9872000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 75938.461538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 75938.461538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          122.824184                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1348533                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               130                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          10373.330769                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          314391000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   122.824184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.239891                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.239891                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2697258                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2697258                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      225                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     75532                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                22464253                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              25918940                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3677478                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2501192                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   76                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1045                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                22443034                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           132                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          170                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 302                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                25914417                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               25914306                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 18391077                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 27362262                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.243287                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.672133                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         95                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1884                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   667                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 35459                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3675586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            68.755518                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          117.694204                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                702115     19.10%     19.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               24276      0.66%     19.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29             1054641     28.69%     48.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              510236     13.88%     62.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              422156     11.49%     73.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              191417      5.21%     79.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               95075      2.59%     81.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               67470      1.84%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               59942      1.63%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               34482      0.94%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             16422      0.45%     86.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             14412      0.39%     86.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             15416      0.42%     87.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             15509      0.42%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             16448      0.45%     88.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             10904      0.30%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              6570      0.18%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              4448      0.12%     88.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              1875      0.05%     88.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              1275      0.03%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               904      0.02%     88.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               488      0.01%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               462      0.01%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               303      0.01%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               369      0.01%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               611      0.02%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269              9657      0.26%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              1965      0.05%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            121826      3.31%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             19816      0.54%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          254096      6.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1870                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3675586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3677080                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2500791                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6271                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1348576                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  10923608250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  10923608250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10923608250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  26943691250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10923608250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   225                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1140507                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               27752094                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2983397                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             74620003                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              25919994                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               265868                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               1029622                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1281                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              73881613                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           39479990                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   81060666                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                25497857                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 12751458                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             39448541                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   31320                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  7342798                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       131217971                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       51836755                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                14749795                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  25901374                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       106509850                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       25877748                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      25912783                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   128                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               17044                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            18570                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          106488361                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.243339                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.958628                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 97090075     91.17%     91.17% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3103344      2.91%     94.09% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2498188      2.35%     96.43% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1021103      0.96%     97.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   796074      0.75%     98.14% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   942756      0.89%     99.03% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   429872      0.40%     99.43% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   583146      0.55%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    23803      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            106488361                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2160      1.47%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            62220     42.42%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   163      0.11%     44.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   40      0.03%     44.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            21835     14.89%     58.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           60259     41.08%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          175      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     16449602     63.48%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          218      0.00%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1125087      4.34%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           27      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           19      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           66      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           48      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           18      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift           20      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125003      4.34%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      3.86%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       548768      2.12%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125766      0.49%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3162867     12.21%     90.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2375081      9.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      25912783                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.243290                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             146677                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.005660                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               136739873                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               15143271                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       15123310                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 21720859                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10751719                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        10750490                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   15126704                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    10932581                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         25912438                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3711591                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      345                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           6212396                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2144538                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2500805                       # Number of stores executed (Count)
system.cpu3.numRate                          0.243287                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            135                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          21489                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1265147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   14726129                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     25860830                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              7.232712                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         7.232712                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.138261                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.138261                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  25529000                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10162405                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   12750544                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   8375377                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   10721841                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7482995                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11502507                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3674001                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2501151                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125597                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125253                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2146283                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2145276                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              249                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1597883                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1597763                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999925                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    208                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            323                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                39                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          15353                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              190                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    106486227                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.242856                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.158287                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       99936162     93.85%     93.85% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2101534      1.97%     95.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         467928      0.44%     96.26% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         623415      0.59%     96.85% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         769015      0.72%     97.57% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         585541      0.55%     98.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         262322      0.25%     98.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         546982      0.51%     98.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1193328      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    106486227                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            14726129                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              25860830                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6172709                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3672200                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2142993                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   20064486                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           54      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     16437721     63.56%     63.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     63.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          209      0.00%     63.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1125020      4.35%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           14      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           20      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           28      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           14      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            7      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     67.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.35%     72.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      3.87%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       547118      2.12%     78.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125465      0.49%     78.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125082     12.08%     90.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375044      9.18%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     25860830                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1193328                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3065665                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3065665                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3065665                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3065665                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      3108379                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        3108379                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      3108379                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       3108379                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  84261386495                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  84261386495                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  84261386495                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  84261386495                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      6174044                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      6174044                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      6174044                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      6174044                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.503459                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.503459                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.503459                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.503459                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 27107.822597                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 27107.822597                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 27107.822597                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 27107.822597                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      4556323                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         2762                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       162306                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     28.072425                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   106.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312441                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312441                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2420424                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2420424                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2420424                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2420424                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       687955                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       687955                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687955                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687955                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  57163557495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  57163557495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  57163557495                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  57163557495                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.111427                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.111427                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.111427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.111427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 83092.000923                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 83092.000923                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 83092.000923                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 83092.000923                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686806                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data       903750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       903750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 21517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 21517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      1862250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1862250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 44339.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 44339.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data       862149                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         862149                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2811430                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2811430                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  60406995250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  60406995250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      3673579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      3673579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.765311                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.765311                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 21486.217067                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 21486.217067                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2420424                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2420424                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       391006                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       391006                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  33457640750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  33457640750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.106437                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.106437                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 85568.100617                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 85568.100617                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203516                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203516                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296949                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296949                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  23854391245                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  23854391245                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 80331.609957                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 80331.609957                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296949                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296949                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  23705916745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  23705916745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 79831.609957                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 79831.609957                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1013.364058                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3753709                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687971                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.456202                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          316373000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1013.364058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.989613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.989613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13036235                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13036235                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  647750                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            102308038                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2148922                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1383434                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   217                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1597559                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              25879699                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  319                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1357748                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      14738241                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2146283                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1598010                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    105130262                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    552                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1349513                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         106488361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.243068                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.270272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               101779796     95.58%     95.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  783738      0.74%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  256485      0.24%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  177674      0.17%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  697908      0.66%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  117578      0.11%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  148236      0.14%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  430371      0.40%     98.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2096575      1.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           106488361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.020151                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.138374                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1349353                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1349353                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1349353                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1349353                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          160                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            160                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          160                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           160                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     11274500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     11274500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     11274500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     11274500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1349513                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1349513                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1349513                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1349513                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 70465.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 70465.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 70465.625000                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 70465.625000                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           26                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           26                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          134                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          134                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     10115000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     10115000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     10115000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     10115000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 75485.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 75485.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 75485.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 75485.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1349353                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1349353                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          160                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          160                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     11274500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     11274500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1349513                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1349513                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 70465.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 70465.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           26                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           26                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          134                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          134                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     10115000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     10115000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 75485.074627                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 75485.074627                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          124.265545                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1349487                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               134                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          10070.798507                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          316354000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   124.265545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.242706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.242706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          133                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          133                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.259766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2699160                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2699160                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      217                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     75827                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                22515532                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              25877941                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  18                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3674001                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2501151                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   71                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      885                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                22494429                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          159                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 303                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                25873918                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               25873800                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 18381800                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 27325241                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.242924                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.672704                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         98                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1793                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   642                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 35822                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3672200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            68.911681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          117.867818                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                697681     19.00%     19.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               30362      0.83%     19.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29             1028849     28.02%     47.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              534313     14.55%     62.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              420150     11.44%     73.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              194181      5.29%     79.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               90444      2.46%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               65672      1.79%     83.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               56625      1.54%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               34070      0.93%     85.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             17616      0.48%     86.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             15186      0.41%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             17067      0.46%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             17119      0.47%     87.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             17271      0.47%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             11631      0.32%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              6403      0.17%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              4557      0.12%     88.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              1937      0.05%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              1220      0.03%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               840      0.02%     88.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               530      0.01%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               390      0.01%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               359      0.01%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               437      0.01%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               536      0.01%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269              9623      0.26%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279              1932      0.05%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            122577      3.34%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             19528      0.53%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          253094      6.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3672200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3673727                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2500805                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6273                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1349522                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  10923550250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  10923550250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10923550250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  26943749250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  10923550250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   217                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1140541                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               27792462                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           718                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2972854                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             74581569                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              25878921                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               281634                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                948471                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  2065                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              73827221                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           39398288                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   80917620                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                25460162                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 12751427                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             39367489                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   30670                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  7295801                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       131168796                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       51754693                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                14726129                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  25860830                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       106502582                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       26250830                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     195                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      26281530                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    94                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15466                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            16386                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 66                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          106489637                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.246799                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.963985                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 96943918     91.04%     91.04% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3176666      2.98%     94.02% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2476801      2.33%     96.34% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1103358      1.04%     97.38% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   776119      0.73%     98.11% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   967158      0.91%     99.02% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   436636      0.41%     99.43% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   590742      0.55%     99.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    18239      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            106489637                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2113      1.54%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            62081     45.18%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     46.72% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   147      0.11%     46.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   29      0.02%     46.84% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            12836      9.34%     56.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           60210     43.82%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     16792735     63.90%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          201      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      1125045      4.28%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     68.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125000      4.28%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000000      3.80%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       579794      2.21%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125543      0.48%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3158029     12.02%     90.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2375014      9.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      26281530                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.246769                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             137416                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.005229                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               137488843                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               15515877                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       15497227                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 21701364                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10750618                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10750096                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   15500549                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    10918246                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         26281246                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3737796                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      284                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           6238320                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2207081                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2500524                       # Number of stores executed (Count)
system.cpu4.numRate                          0.246766                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          12945                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1272463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   14944880                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     26235451                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              7.126359                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         7.126359                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.140324                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.140324                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  25861053                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10379970                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   12750060                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   8375082                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11034143                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7670355                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 11653489                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       3704904                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2500880                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125598                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125290                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2208717                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2207715                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              191                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1629120                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1629054                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999959                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    211                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            329                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             292                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13833                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              152                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    106487790                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.246371                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.162630                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       99794186     93.71%     93.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2153941      2.02%     95.74% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         468830      0.44%     96.18% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         677896      0.64%     96.81% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         796618      0.75%     97.56% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         590223      0.55%     98.12% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         262477      0.25%     98.36% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         551239      0.52%     98.88% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1192380      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    106487790                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            14944880                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              26235451                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6203626                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3703264                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2205580                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20407838                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     16781559     63.97%     63.97% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     63.97% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     63.97% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1125010      4.29%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.29%     72.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      3.81%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       578246      2.20%     78.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125354      0.48%     79.04% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125018     11.91%     90.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375008      9.05%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     26235451                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1192380                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      3083574                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          3083574                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      3083574                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         3083574                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      3121303                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        3121303                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      3121303                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       3121303                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data  84175622499                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  84175622499                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data  84175622499                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  84175622499                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      6204877                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      6204877                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      6204877                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      6204877                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.503040                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.503040                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.503040                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.503040                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 26968.103545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 26968.103545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 26968.103545                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 26968.103545                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      4098751                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         2794                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       159314                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     25.727500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   103.481481                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312424                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312424                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      2433437                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      2433437                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      2433437                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      2433437                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       687866                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       687866                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687866                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687866                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  57149511999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  57149511999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  57149511999                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  57149511999                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.110859                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.110859                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.110859                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.110859                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 83082.332895                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 83082.332895                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 83082.332895                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 83082.332895                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686722                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       910250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       910250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 21672.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 21672.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      1882000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      1882000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 44809.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 44809.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data       880184                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         880184                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2824374                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2824374                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  60351115750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  60351115750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      3704558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      3704558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.762405                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.762405                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 21367.961803                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 21367.961803                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      2433437                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      2433437                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       390937                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       390937                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  33473469750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  33473469750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.105529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.105529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 85623.693204                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 85623.693204                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203390                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203390                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296929                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296929                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  23824506749                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  23824506749                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 80236.375527                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 80236.375527                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296929                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296929                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  23676042249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  23676042249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 79736.375527                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 79736.375527                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1013.552851                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3771527                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687885                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              5.482787                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          318202000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1013.552851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.989798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.989798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          13097811                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         13097811                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  709937                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            102157928                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2209935                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1411659                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   178                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1628846                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              26252624                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1407414                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      14956041                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2208717                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1629302                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    105081929                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1403341                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         106489637                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.246563                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.276686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               101690027     95.49%     95.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  790952      0.74%     96.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  260124      0.24%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  218831      0.21%     96.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  708446      0.67%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  129672      0.12%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  148660      0.14%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  428844      0.40%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 2114081      1.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           106489637                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.020739                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.140429                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1403260                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1403260                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1403260                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1403260                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           81                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           81                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      6470500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6470500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      6470500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6470500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1403341                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1403341                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1403341                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1403341                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 79882.716049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 79882.716049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 79882.716049                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 79882.716049                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      5527500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5527500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      5527500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5527500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 85038.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 85038.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 85038.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 85038.461538                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1403260                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1403260                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           81                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      6470500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6470500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1403341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1403341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 79882.716049                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 79882.716049                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      5527500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5527500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 85038.461538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 85038.461538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           59.803983                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1403325                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          21589.615385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          318183000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    59.803983                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.116805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.116805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           2806747                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          2806747                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      178                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     68444                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                21806525                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              26251025                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3704904                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2500880                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   66                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      923                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                21788114                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 276                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                26247429                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               26247323                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18622496                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27641270                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.246448                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.673721                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         32                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1629                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   518                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 31526                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3703264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            68.172035                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          117.118225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                725176     19.58%     19.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               28309      0.76%     20.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29             1016520     27.45%     47.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              539328     14.56%     62.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              465662     12.57%     74.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              205067      5.54%     80.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               67012      1.81%     82.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               52105      1.41%     83.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               40518      1.09%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               31365      0.85%     85.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             20214      0.55%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             16443      0.44%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             17861      0.48%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             25693      0.69%     87.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             19218      0.52%     88.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             11626      0.31%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              5938      0.16%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              3882      0.10%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              1576      0.04%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              1036      0.03%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               779      0.02%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               471      0.01%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               458      0.01%     89.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               320      0.01%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               382      0.01%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               641      0.02%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             10064      0.27%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279              5057      0.14%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            120402      3.25%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             21143      0.57%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          248998      6.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3703264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3704651                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2500524                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1403353                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  10923538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  10923538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10923538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  26943761250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  10923538250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   178                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1205235                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               27057395                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3059914                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             75166636                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              26251919                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               265854                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1200748                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                   536                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              74430579                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           40145243                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   82223109                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                25800877                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 12750434                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             40117361                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27667                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  7470961                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       131544408                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       52500603                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                14944880                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  26235451                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       106494438                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       26318200                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      26347609                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   104                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15023                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            14960                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          106481558                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.247438                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.965278                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 96905558     91.01%     91.01% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3186312      2.99%     94.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2499835      2.35%     96.35% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1104181      1.04%     97.38% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   765819      0.72%     98.10% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   966915      0.91%     99.01% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   440820      0.41%     99.43% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   590631      0.55%     99.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    21487      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            106481558                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2181      1.53%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            62022     43.56%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     45.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   166      0.12%     45.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   34      0.02%     45.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            17398     12.22%     57.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           60589     42.55%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16854721     63.97%     63.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     63.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     63.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      1125069      4.27%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125012      4.27%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      3.80%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       585402      2.22%     78.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125502      0.48%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3156515     11.98%     90.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2375026      9.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      26347609                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.247408                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             142390                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.005404                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               137615956                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               15582595                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       15564831                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 21703314                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                10750808                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        10750155                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   15568197                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    10921662                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         26347333                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3741885                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      276                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           6242390                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2218386                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2500505                       # Number of stores executed (Count)
system.cpu5.numRate                          0.247406                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          12880                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1280527                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   14984446                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     26303285                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              7.106999                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         7.106999                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.140706                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.140706                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  25920174                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10419289                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   12750108                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   8375129                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   11090893                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   7704457                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 11680084                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       3710460                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2500775                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125584                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125241                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2219924                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2219008                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1634807                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1634740                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999959                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            295                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             259                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13349                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    106479775                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.247026                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.162995                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       99750188     93.68%     93.68% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2171098      2.04%     95.72% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         466649      0.44%     96.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         696282      0.65%     96.81% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         805959      0.76%     97.57% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         586367      0.55%     98.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         262107      0.25%     98.36% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         547270      0.51%     98.88% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1193855      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    106479775                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            14984446                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              26303285                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6209273                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3708915                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2216888                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   20470019                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     16843745     64.04%     64.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     64.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     64.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      1125010      4.28%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.28%     72.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      3.80%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       583897      2.22%     78.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125350      0.48%     79.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125018     11.88%     90.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375008      9.03%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     26303285                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1193855                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      3079329                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          3079329                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      3079329                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         3079329                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      3131166                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        3131166                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      3131166                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       3131166                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data  84475283996                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  84475283996                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data  84475283996                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  84475283996                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      6210495                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      6210495                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      6210495                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      6210495                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.504173                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.504173                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.504173                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.504173                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 26978.858354                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 26978.858354                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 26978.858354                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 26978.858354                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      3985125                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         2658                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       156874                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     25.403349                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   102.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312419                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312419                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      2443305                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      2443305                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      2443305                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      2443305                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  57183391996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  57183391996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  57183391996                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  57183391996                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.110758                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.110758                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.110758                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.110758                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 83132.190946                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 83132.190946                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 83132.190946                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 83132.190946                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686717                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1111250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1111250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 26458.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 26458.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2266000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2266000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 53952.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 53952.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data       875941                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         875941                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2834239                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2834239                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  60665679250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  60665679250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      3710180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      3710180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.763909                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.763909                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 21404.574297                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 21404.574297                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      2443305                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      2443305                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  33522250750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  33522250750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.105368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.105368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 85749.130927                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 85749.130927                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  23809604746                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  23809604746                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 80186.728543                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 80186.728543                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  23661141246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  23661141246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 79686.728543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 79686.728543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1013.218841                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3767277                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              5.476641                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          320218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1013.218841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.989472                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.989472                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          13109043                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         13109043                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  733403                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            102105723                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2228023                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1414244                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1634526                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              26319759                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1425574                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      14995137                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2219924                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1634974                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    105055705                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1422287                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         106481558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.247210                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.277605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               101657462     95.47%     95.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  799051      0.75%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  262010      0.25%     96.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  227859      0.21%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  713087      0.67%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  130271      0.12%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  149011      0.14%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  423567      0.40%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 2119240      1.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           106481558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.020845                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.140807                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1422213                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1422213                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1422213                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1422213                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           74                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           74                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      6170000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      6170000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      6170000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      6170000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1422287                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1422287                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1422287                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1422287                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 83378.378378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 83378.378378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 83378.378378                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 83378.378378                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      5256500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      5256500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      5256500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      5256500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 87608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 87608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 87608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 87608.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1422213                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1422213                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           74                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      6170000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      6170000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1422287                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1422287                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 83378.378378                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 83378.378378                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      5256500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      5256500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 87608.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 87608.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           54.846175                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1422273                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          23704.550000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          320199000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    54.846175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.107121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.107121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           2844634                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          2844634                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     75121                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                22779196                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              26318375                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3710460                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2500775                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      871                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                22757522                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                26315072                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               26314986                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 18665871                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27681782                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.247102                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.674302                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1537                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   417                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 29863                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3708915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            68.401508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          117.365195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                722199     19.47%     19.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               24135      0.65%     20.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29             1015374     27.38%     47.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              529317     14.27%     61.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              485686     13.10%     74.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              208838      5.63%     80.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               69171      1.86%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               52447      1.41%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               35494      0.96%     84.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               29766      0.80%     85.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             20955      0.56%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             17289      0.47%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             18525      0.50%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             24699      0.67%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             19240      0.52%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             12253      0.33%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              6546      0.18%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              4300      0.12%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              1509      0.04%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              1105      0.03%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               806      0.02%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219               607      0.02%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               575      0.02%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               410      0.01%     89.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               408      0.01%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               622      0.02%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              9916      0.27%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279              5900      0.16%     89.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289            118910      3.21%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             22499      0.61%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          249414      6.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3708915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3710278                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2500505                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6269                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4666                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1422299                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  10923558250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  10923558250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10923558250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  26943741250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  10923558250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1221283                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               28047392                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3087858                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             74124581                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              26319118                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               265890                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                748947                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  1150                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              73386989                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           40280488                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   82459360                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                25862503                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 12750526                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             40253038                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   27321                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  7409941                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       131602281                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       52635239                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14984446                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  26303285                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       106487334                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       26597702                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      26626567                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   107                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               15021                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            15004                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          106474330                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.250075                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.971027                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 96825917     90.94%     90.94% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3194121      3.00%     93.94% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2504957      2.35%     96.29% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1136048      1.07%     97.36% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   773271      0.73%     98.08% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   949688      0.89%     98.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   482589      0.45%     99.43% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   584582      0.55%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    23157      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            106474330                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2175      1.58%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            61965     45.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   166      0.12%     46.70% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   34      0.02%     46.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            12773      9.28%     56.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           60585     44.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     17110927     64.26%     64.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     64.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     64.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      1125069      4.23%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125012      4.23%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000000      3.76%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       608690      2.29%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125502      0.47%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3155978     11.85%     91.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2375027      8.92%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      26626567                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.250044                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             137698                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.005171                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               138167713                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               15862097                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       15844329                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 21697556                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10750806                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        10750156                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   15847685                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    10916440                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         26626291                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3764637                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      276                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           6265141                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2264968                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2500504                       # Number of stores executed (Count)
system.cpu6.numRate                          0.250042                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          13004                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1287271                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   15147490                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     26582789                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              7.030032                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         7.030032                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.142247                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.142247                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  26175294                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10582334                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   12750107                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   8375132                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11323803                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   7844197                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 11796003                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       3733751                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2500775                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125584                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125241                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2266505                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2265589                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1658096                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1658029                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999960                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            295                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             259                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13347                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    106472547                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.249668                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.165648                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       99622023     93.57%     93.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2221381      2.09%     95.65% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         465219      0.44%     96.09% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         746322      0.70%     96.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         831975      0.78%     97.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         584012      0.55%     98.12% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         261744      0.25%     98.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         545388      0.51%     98.88% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1194483      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    106472547                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            15147490                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              26582789                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6232565                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3732207                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2263472                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   20726231                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     17099957     64.33%     64.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     64.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     64.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      1125010      4.23%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.23%     72.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      3.76%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       607189      2.28%     78.84% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125350      0.47%     79.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125018     11.76%     91.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375008      8.93%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     26582789                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1194483                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      3099150                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          3099150                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      3099150                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         3099150                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      3134636                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        3134636                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      3134636                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       3134636                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data  84316951497                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  84316951497                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data  84316951497                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  84316951497                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      6233786                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      6233786                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      6233786                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      6233786                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.502846                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.502846                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.502846                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.502846                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 26898.482470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 26898.482470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 26898.482470                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 26898.482470                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      3870773                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         2794                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       159025                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     24.340657                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   107.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312423                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312423                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      2446775                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      2446775                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      2446775                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      2446775                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687861                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  57161684247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  57161684247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  57161684247                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  57161684247                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.110344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.110344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.110344                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.110344                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 83100.632609                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 83100.632609                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 83100.632609                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 83100.632609                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686718                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1410250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1410250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 33577.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 33577.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      2864000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2864000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 68190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 68190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data       895762                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         895762                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2837709                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2837709                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  60532904250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  60532904250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      3733471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      3733471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.760073                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.760073                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 21331.610905                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 21331.610905                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      2446775                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      2446775                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  33526100500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  33526100500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.104711                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.104711                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 85758.978498                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 85758.978498                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203388                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296927                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  23784047247                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  23784047247                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 80100.655201                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 80100.655201                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  23635583747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  23635583747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 79600.655201                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 79600.655201                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1013.255497                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3787098                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              5.505455                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          321915000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1013.255497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.989507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.989507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          13155625                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         13155625                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  762114                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            101997762                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2342590                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1371699                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1657817                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              26599275                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1476312                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      15158165                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2266505                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1658263                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    104997739                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1473169                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         106474330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.249852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.285390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               101585034     95.41%     95.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  845259      0.79%     96.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  258372      0.24%     96.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  239688      0.23%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  686119      0.64%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  124941      0.12%     97.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  148241      0.14%     97.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  430319      0.40%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 2156357      2.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           106474330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.021284                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.142347                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1473095                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1473095                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1473095                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1473095                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           74                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           74                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      6197250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      6197250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      6197250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      6197250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1473169                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1473169                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1473169                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1473169                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000050                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000050                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000050                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000050                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 83746.621622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 83746.621622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 83746.621622                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 83746.621622                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      5238500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      5238500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      5238500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      5238500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 87308.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 87308.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 87308.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 87308.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1473095                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1473095                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           74                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      6197250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      6197250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1473169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1473169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 83746.621622                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 83746.621622                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      5238500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      5238500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 87308.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 87308.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           54.844932                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1473155                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          24552.583333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          321896000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    54.844932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.107119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.107119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           2946398                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          2946398                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     71668                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                21621794                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              26597877                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3733751                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2500775                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      787                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                21604458                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                26594572                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               26594485                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 18923692                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 27976137                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.249743                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.676423                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1536                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   417                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 29285                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3732207                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            67.829876                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          117.154063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                739939     19.83%     19.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               31616      0.85%     20.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29             1008758     27.03%     47.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              537272     14.40%     62.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              488604     13.09%     75.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              216140      5.79%     80.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               67446      1.81%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               49692      1.33%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               29744      0.80%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               26880      0.72%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             20093      0.54%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             16676      0.45%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             21778      0.58%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             26268      0.70%     87.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             19407      0.52%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             11829      0.32%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              5987      0.16%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              3696      0.10%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              1301      0.03%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               851      0.02%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               656      0.02%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               414      0.01%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               374      0.01%     89.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               359      0.01%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               335      0.01%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               482      0.01%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             10001      0.27%     89.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279              1861      0.05%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289            123288      3.30%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             23382      0.63%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          247078      6.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3732207                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3733569                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2500504                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6260                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4665                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1473181                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  10923648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  10923648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10923648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  26943651250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  10923648250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1257732                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               26859065                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3152404                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             75204685                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              26598629                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               265963                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               1132654                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  1210                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              74464575                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           40839502                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   83437644                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                26118723                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 12750527                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             40812046                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   27327                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  7312704                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       131873927                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       53194243                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                15147490                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  26582789                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       106480051                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       26376281                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     224                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      26404060                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    76                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               16656                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            22594                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 95                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          106467488                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.248001                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.965900                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 96865944     90.98%     90.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3204351      3.01%     93.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2488550      2.34%     96.33% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1111004      1.04%     97.37% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   779258      0.73%     98.10% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   972453      0.91%     99.02% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   429480      0.40%     99.42% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   598164      0.56%     99.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    18284      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            106467488                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1985      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            61888     46.20%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     47.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   101      0.08%     47.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   26      0.02%     47.78% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             9463      7.06%     54.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           60493     45.16%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     16906701     64.03%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      1125067      4.26%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125014      4.26%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000000      3.79%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       590067      2.23%     78.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125553      0.48%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3156267     11.95%     91.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2375027      8.99%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      26404060                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.247972                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             133956                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.005073                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               137714985                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               15642346                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       15621510                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 21694655                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                10750820                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        10750154                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   15624624                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    10913250                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         26403755                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3746292                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      305                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           6246841                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2227626                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2500549                       # Number of stores executed (Count)
system.cpu7.numRate                          0.247969                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          12563                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1294355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   15017472                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     26359843                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              7.090411                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         7.090411                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.141036                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.141036                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  25970979                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10452853                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   12750112                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   8375131                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   11136901                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   7731985                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 11703324                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       3715458                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2500978                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125690                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125334                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2229597                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2228600                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              189                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1639661                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1639559                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999938                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    220                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            291                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             254                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          15165                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              151                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    106465472                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.247591                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.162685                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       99694194     93.64%     93.64% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2192948      2.06%     95.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         465403      0.44%     96.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         718116      0.67%     96.81% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         817424      0.77%     97.58% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         580285      0.55%     98.12% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         262604      0.25%     98.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         540988      0.51%     98.88% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1193510      1.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    106465472                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            15017472                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              26359843                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6214034                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3713642                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2226294                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   20521865                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     16895551     64.10%     64.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     64.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     64.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      1125010      4.27%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     68.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.27%     72.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      3.79%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       588624      2.23%     78.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125384      0.48%     79.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125018     11.86%     90.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375008      9.01%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     26359843                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1193510                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      3077845                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          3077845                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      3077845                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         3077845                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      3137330                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        3137330                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      3137330                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       3137330                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data  84270332242                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  84270332242                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data  84270332242                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  84270332242                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      6215175                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      6215175                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      6215175                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      6215175                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.504785                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.504785                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.504785                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.504785                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 26860.525428                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 26860.525428                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 26860.525428                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 26860.525428                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      3750093                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         2733                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       158997                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     23.585936                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   109.320000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312427                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312427                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      2449438                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      2449438                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      2449438                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      2449438                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       687892                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       687892                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687892                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687892                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  57190160992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  57190160992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  57190160992                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  57190160992                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.110679                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.110679                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.110679                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.110679                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 83138.284777                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 83138.284777                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 83138.284777                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 83138.284777                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686738                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1704750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1704750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 40589.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 40589.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      3503000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      3503000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 83404.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 83404.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data       874440                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         874440                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2840386                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2840386                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  60467256500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  60467256500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      3714826                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      3714826                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.764608                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.764608                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 21288.394077                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 21288.394077                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      2449438                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      2449438                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       390948                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       390948                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  33535557250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  33535557250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.105240                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.105240                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 85780.096714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 85780.096714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203405                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203405                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296944                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296944                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  23803075742                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  23803075742                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500349                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500349                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 80160.150540                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 80160.150540                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296944                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296944                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  23654603742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  23654603742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 79660.150540                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 79660.150540                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1013.502700                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3765826                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687903                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              5.474356                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          323675000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1013.502700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.989749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.989749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          13118425                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         13118425                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  760779                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            102043749                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2240821                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1421953                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   186                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1639292                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              26378223                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1447085                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      15029537                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2229597                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1639816                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    105020172                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    448                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1443687                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   65                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         106467488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.247799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.278684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               101625996     95.45%     95.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  813631      0.76%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  254016      0.24%     96.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  225208      0.21%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  707359      0.66%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  153094      0.14%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  148165      0.14%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  418759      0.39%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 2121260      1.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           106467488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.020939                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.141149                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1443604                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1443604                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1443604                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1443604                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           83                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             83                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           83                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            83                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      6667750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      6667750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      6667750                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      6667750                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1443687                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1443687                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1443687                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1443687                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 80334.337349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 80334.337349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 80334.337349                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 80334.337349                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           20                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      5173750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      5173750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      5173750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      5173750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 82123.015873                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 82123.015873                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 82123.015873                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 82123.015873                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1443604                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1443604                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           83                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      6667750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      6667750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1443687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1443687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 80334.337349                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 80334.337349                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      5173750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      5173750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 82123.015873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 82123.015873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           58.191228                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1443667                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          22915.349206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          323656000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    58.191228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.113655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.113655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           2887437                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          2887437                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      186                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                     69487                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                21644527                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              26376505                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3715458                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2500978                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   76                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      893                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                21627043                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           119                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 249                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                26371774                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               26371664                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 18734011                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 27718867                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.247668                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.675858                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         63                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1816                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   586                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 29612                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3713642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            68.034491                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          116.725195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                725376     19.53%     19.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               30509      0.82%     20.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              995191     26.80%     47.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              538986     14.51%     61.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              489611     13.18%     74.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              223090      6.01%     80.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               65839      1.77%     82.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               50239      1.35%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               32501      0.88%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               29291      0.79%     85.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             19824      0.53%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             17062      0.46%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             22024      0.59%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             28689      0.77%     88.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             17151      0.46%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             10757      0.29%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              4968      0.13%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              2940      0.08%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              1165      0.03%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               825      0.02%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               657      0.02%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               511      0.01%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               459      0.01%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               337      0.01%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               369      0.01%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               496      0.01%     89.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269              9897      0.27%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279              4620      0.12%     89.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289            119084      3.21%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             23937      0.64%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          247237      6.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3713642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3714950                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2500549                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6253                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1443689                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       14                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  10923698000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  10923698000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10923698000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  26943601500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  10923698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   186                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1251271                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               26879823                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3106032                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             75229897                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              26377465                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               265848                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               1107523                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  1241                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              74496343                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           40395802                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   82662007                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                25916627                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 12750534                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             40366084                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   29709                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  7410941                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       131646593                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       52752059                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                15017472                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  26359843                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples   1252152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      1296.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    533967.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    343966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    343892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    343826.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    343772.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    343860.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    343826.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    343838.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.022021620000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        67360                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        67360                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            4600366                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1188888                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    1471381                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    626091                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  2942762                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1252182                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   201                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   30                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      8.59                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              2942762                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             1252182                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 205579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 215223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 225540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 236971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 219949                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 224836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 184050                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 191220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 165522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 166987                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                160134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                157379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                104667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                103352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 86463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 79789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                 57210                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                 42779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                 27029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                 23029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                 16522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                 14029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                 10041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                  8417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                  4237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                  3523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                  2381                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                  2063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                  1378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                  1215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                   353                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                   279                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                   145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                   119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                    74                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                    61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 45441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 50552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 64787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 67496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 74355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 74750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 76187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 74526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 73489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 72490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 72168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 71568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 71443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 71166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 70287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 70461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 70119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 71180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  6891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  1318                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                   634                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                   395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                   192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                    53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        67360                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     43.684041                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.675354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   718.540763                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-4095        67359    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        67360                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        67360                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.588673                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.427917                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.570880                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           19518     28.98%     28.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            1001      1.49%     30.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           23747     35.25%     65.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            1079      1.60%     67.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20           11841     17.58%     84.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             611      0.91%     85.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            4304      6.39%     92.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             348      0.52%     92.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            3424      5.08%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             185      0.27%     98.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             863      1.28%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              31      0.05%     99.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             171      0.25%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               8      0.01%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              69      0.10%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               5      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32              87      0.13%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               7      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34              24      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35               3      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              20      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        67360                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   6432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               94168384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            40069824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             2486799566.99843359                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1058164287.63292193                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  37867125750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     18053.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        41472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     17086944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     11006912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     11004544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     11002432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data     11000704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data     11003520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data     11002432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data     11002816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     40068256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 1095192.964578844607                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 451232177.250981390476                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 54083.603189078749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 290670635.227104067802                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 54083.603189078749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 290608101.060916662216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 54083.603189078749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 290552327.345127940178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 28731.914194198085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 290506694.304937183857                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 25351.688994880664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 290581059.259322166443                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 25351.688994880664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 290552327.345127940178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 27041.801594539374                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 290562468.020725905895                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1058122879.874230265617                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         1412                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       534028                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       343966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       343894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       343828                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       343774                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       343862                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       343828                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       343840                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1252182                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     50866256                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  24788884274                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      3078000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  17076545989                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst      2958000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  17096920776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst      2888500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  17086439919                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst      1828000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data  17087576700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst      1471000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data  17152829724                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst      1368000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data  17120724859                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst      1331000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data  17069265687                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 924642219850                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     36024.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     46418.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     45264.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     49646.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     43500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     49715.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     42477.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     49694.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     53764.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     49705.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     49033.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     49882.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     45600.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     49794.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     41593.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     49643.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    738424.78                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        45184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     17088896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     11006912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     11004608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     11002496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data     11000768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data     11003584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data     11002496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data     11002880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      94168384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        45184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        55744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     40034944                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     40034944                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          706                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       267014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       171983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       171947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       171914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data       171887                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data       171931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data       171914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data       171920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        1471381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       625546                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        625546                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst      1193219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    451283726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        57464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    290670635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst        57464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    290609791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst        57464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    290554017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst        28732                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    290508384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst        25352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    290582749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst        25352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    290554017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst        27042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    290564158                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       2486799567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst      1193219                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        57464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst        57464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst        57464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst        28732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst        25352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst        25352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst        27042                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      1472088                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1057243176                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1057243176                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1057243176                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst      1193219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    451283726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        57464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    290670635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst        57464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    290609791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst        57464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    290554017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst        28732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    290508384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst        25352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    290582749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst        25352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    290554017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst        27042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    290564158                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      3544042743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             2942561                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1252133                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       184210                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       183782                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       183813                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       183840                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       184531                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       184078                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       184725                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       183868                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       183812                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       183618                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       183723                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       183743                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       183838                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       183610                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       183678                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       183692                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        78268                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        78130                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        78187                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        78220                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        78658                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        78271                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        78854                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        78252                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        78178                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        78136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        78210                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        78194                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        78243                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        78048                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        78120                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        78164                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            85693756684                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           5885122000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      144544976684                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               29122.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          49122.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            1470642                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            861945                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          68.84                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      1862105                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    72.085061                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    68.337679                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    31.474244                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        40180      2.16%      2.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      1671392     89.76%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191        88254      4.74%     96.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        48549      2.61%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        12559      0.67%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383         1037      0.06%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447           97      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511           27      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      1862105                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             94161952                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          40068256                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            2486.629711                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1058.122880                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  22.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              15.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              6.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              55.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  11612096419                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2143680000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  24111523081                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1251612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      1263.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    533545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    343862.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    343940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    343910.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    343812.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    343810.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    343934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    343864.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.022033612002                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        67325                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        67325                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            4610257                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1187780                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    1471192                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    625817                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  2942384                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1251634                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                   164                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   22                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      8.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     23.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              2942384                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             1251634                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 205459                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 215275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 226181                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 237583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 220941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 225768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 184521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 192243                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 166097                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 167469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                160229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                156916                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                104237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                103523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 86313                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 79476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                 56809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                 41845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                 26373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                 22324                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                 15941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                 13499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                  9799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                  8219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                  4141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                  3514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                  2291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                  1961                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                  1262                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                  1081                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                   326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                   263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                   137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                   108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                    52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                    40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 45381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 50519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 64720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 67375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 74290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 74754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 76173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 74575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 73609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 72482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 72246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 71692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 71401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 71029                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 70199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 70469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 70117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 71124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  6829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  1215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                   577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                   378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                   177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        67325                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     43.701448                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.678105                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   718.822280                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-4095        67324    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        67325                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        67325                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.590167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.429959                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.561738                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           19520     28.99%     28.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            1011      1.50%     30.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           23625     35.09%     65.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            1106      1.64%     67.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20           11909     17.69%     84.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             551      0.82%     85.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            4271      6.34%     92.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             336      0.50%     92.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            3513      5.22%     97.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             183      0.27%     98.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             883      1.31%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              41      0.06%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             159      0.24%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29               8      0.01%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              68      0.10%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               6      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32              82      0.12%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               8      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34              17      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35               1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              19      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::43               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        67325                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   5248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               94156288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            40052288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             2486480135.71709824                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1057701196.78061545                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  37866500000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     18057.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        40416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     17073440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     11003584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     11006080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     11005120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data     11001984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data     11001920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data     11005888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data     11003648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     40050656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 1067306.106684475904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 450875563.492453455925                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 47323.152790443906                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 290582749.371921837330                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 47323.152790443906                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 290648663.763308525085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 50703.377989761328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 290623312.074313640594                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 23661.576395221953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 290540496.556930363178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 21971.463795563239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 290538806.444330692291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 21971.463795563239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 290643593.425509512424                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 23661.576395221953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 290584439.484521448612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1057658098.909324169159                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         1366                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       533572                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       343862                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       343940                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       343910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       343812                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       343810                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       343934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       343864                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1251634                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     49134500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  24683105933                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst      2913000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  17112078584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst      2209502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  17087552884                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst      2779502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  17062428061                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst      1542500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data  17044427468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst      1483000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data  16978924582                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst      1337000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data  16990064045                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst      1433000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data  16987883034                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 858867438572                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     35969.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     46260.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     45515.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     49764.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     34523.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     49681.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     40875.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     49613.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     48203.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     49574.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     52964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     49384.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     47750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     49399.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     47766.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     49402.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    686196.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        43712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     17074304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     11003584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     11006080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     11005120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data     11001984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data     11001920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data     11005888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data     11003648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      94156288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        43712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        53760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     40018368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     40018368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          683                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       266786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       171931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       171970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       171955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data       171906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data       171905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data       171967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data       171932                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        1471192                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       625287                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        625287                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst      1154347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    450898380                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        54084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    290582749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst        54084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    290648664                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst        57464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    290623312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst        27042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    290540497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst        23662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    290538806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst        23662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    290643593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst        25352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    290584439                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       2486480136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst      1154347                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        54084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst        54084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst        57464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst        27042                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst        23662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst        23662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst        25352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      1419695                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1056805437                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1056805437                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1056805437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst      1154347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    450898380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        54084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    290582749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst        54084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    290648664                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst        57464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    290623312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst        27042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    290540497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst        23662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    290538806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst        23662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    290643593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst        25352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    290584439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      3543285573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             2942220                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1251583                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       184000                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       183687                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       183836                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       183795                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       184452                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       184078                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       184998                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       183894                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       183756                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       183587                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       183710                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       183717                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       183754                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       183600                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       183662                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       183694                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        78208                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        78140                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        78190                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        78208                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        78590                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        78256                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        78682                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        78229                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        78148                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        78114                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        78166                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        78186                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        78152                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        78036                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        78122                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        78156                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            85164896595                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           5884440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      144009296595                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               28945.79                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          48945.79                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            1470501                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            861729                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          68.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      1861573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    72.090483                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    68.342218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    31.478842                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        40061      2.15%      2.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      1670927     89.76%     91.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        88214      4.74%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        48612      2.61%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        12606      0.68%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383         1030      0.06%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447           86      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511           28      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      1861573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             94151040                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          40050656                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            2486.341546                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1057.658099                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  22.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              15.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              6.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              55.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  11606428921                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2143680000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  24117190579                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples   1251969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples      1214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    534005.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples    343856.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples    343856.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples        66.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples    343928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples    343896.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples    343848.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples    343822.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples    343932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.022026854000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        67315                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        67315                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            4610563                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState           1188210                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    1471443                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    626017                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  2942886                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                 1252034                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                   197                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                   65                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      8.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.50                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              2942886                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5             1252034                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 205861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 215732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 226336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 237680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 221024                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 225712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                 184062                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                 191644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                 165795                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                 167703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                160463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                157266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                104323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                103022                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                 86033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                 79178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                 56343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                 41677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                 26604                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                 22656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                 16210                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                 13709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                 10048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                  8397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                  4141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                  3498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                  2309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                  1930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                  1283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                  1144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                   338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                   271                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                   126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                    86                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 45576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 50591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 64808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 67537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 74522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 74937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 76280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 74591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 73569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 72488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 72171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 71552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 71370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 71083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 70174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 70405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 70071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 71060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  6578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  1147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                   566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                   375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                   166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                   109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        67315                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     43.715026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    36.707214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   718.731482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-4095        67314    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        67315                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        67315                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.598292                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.437382                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.569336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           19453     28.90%     28.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             962      1.43%     30.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           23708     35.22%     65.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19            1038      1.54%     67.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20           11950     17.75%     84.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             541      0.80%     85.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            4314      6.41%     92.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             292      0.43%     92.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24            3584      5.32%     97.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25             177      0.26%     98.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             862      1.28%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              49      0.07%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             168      0.25%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29               9      0.01%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30              64      0.10%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               6      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32              77      0.11%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33               6      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34              21      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::35               3      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36              18      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::37               4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38               4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::41               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        67315                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   6304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               94172352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            40065088                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             2486904353.97961235                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             1058039219.30054712                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  37867296000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     18053.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        38848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data     17088160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data     11003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data     11003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst         2112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data     11005696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data     11004672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data     11003136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data     11002304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data     11005824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     40062208                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 1025898.347992837429                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 451264289.390374958515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 54083.603189078749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 290577679.034122824669                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 52393.490589420035                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 290577679.034122824669                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 55773.715788737456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 290638523.087710559368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 30422.026793856796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 290611481.286116003990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.inst 28731.914194198085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 290570918.583724200726                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 28731.914194198085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 290548947.119928658009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.inst 30422.026793856796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 290641903.312909841537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 1057963164.233562469482                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst         1352                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       534052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data       343856                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst           66                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data       343856                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst           70                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data       343928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data       343896                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data       343848                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data       343822                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data       343932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks      1252034                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     47709248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data  25065948145                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst      3627500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data  17052980964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst      3053000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data  16940941678                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst      3050500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data  17025320882                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst      2076500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data  17032875426                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.inst      2020500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data  16988077606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst      2310500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data  17006538847                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.inst      1970000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data  17028997105                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 903533785375                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     35287.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     46935.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     53345.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     49593.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     46257.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     49267.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     43578.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     49502.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     57680.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     49529.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.inst     59426.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     49405.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     67955.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     49463.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.inst     54722.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     49512.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks    721652.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        43264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data     17089664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data     11003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data     11003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data     11005696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data     11004672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data     11003136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data     11002304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data     11005824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      94172352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        43264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst         2112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu5.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu7.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        54272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     40031488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     40031488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          676                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       267026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data       171928                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data       171928                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data       171964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data       171948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data       171924                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data       171911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data       171966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        1471443                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       625492                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        625492                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst      1142516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    451304007                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst        57464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    290577679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst        55774                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data    290577679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst        59154                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data    290638523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst        30422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data    290611481                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.inst        28732                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data    290570919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst        28732                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data    290548947                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.inst        30422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data    290641903                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       2486904354                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst      1142516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst        57464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst        55774                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst        59154                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst        30422                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu5.inst        28732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst        28732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu7.inst        30422                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total      1433215                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks   1057151910                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total      1057151910                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks   1057151910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst      1142516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    451304007                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst        57464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    290577679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst        55774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data    290577679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst        59154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data    290638523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst        30422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data    290611481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.inst        28732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data    290570919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst        28732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data    290548947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.inst        30422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data    290641903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      3544056264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             2942689                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts            1251944                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0       184016                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1       183768                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2       184031                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3       184106                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4       184506                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5       184136                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6       184727                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7       183846                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8       183774                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9       183646                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10       183678                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11       183742                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12       183706                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13       183576                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14       183673                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15       183758                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        78226                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        78146                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        78154                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        78234                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        78624                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        78312                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        78840                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        78224                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        78152                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        78151                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        78179                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        78208                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        78136                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        78042                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        78116                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        78200                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            85353718401                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           5885378000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat      144207498401                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               29005.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          49005.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits            1470866                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            861598                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          68.82                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples      1862167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    72.081698                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    68.331057                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    31.494984                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        40306      2.16%      2.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127      1671452     89.76%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        87995      4.73%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255        48662      2.61%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319        12595      0.68%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383         1009      0.05%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447          113      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511           22      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575           13      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total      1862167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             94166048                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          40062208                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            2486.737878                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW            1057.963164                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  22.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              15.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              6.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              55.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  11626086915                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2143680000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  24097532585                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples   1251941.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples      1261.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    534033.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples    343924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples    343896.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples    343892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples    343898.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples    343864.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples    343810.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples    343824.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.022028785000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        67271                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        67271                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            4609728                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState           1188265                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    1471469                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    625998                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  2942938                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                 1251996                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   258                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   55                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      8.58                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     26.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              2942938                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5             1251996                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 206082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 216000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 226439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 237582                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 220582                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 225231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                 183599                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                 191358                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                 165559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                 167161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                160021                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                156930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                104063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                103003                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                 86379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                 79510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                 56552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                 41853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                 26879                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                 22882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                 16352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                 13888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                 10286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                  8686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                  4306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                  3682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                  2407                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                  2021                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                  1320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                  1133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                   318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                   260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                   139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                    57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 45536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 50611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 64926                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 67696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 74481                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 74960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 76238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 74608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 73588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 72428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 72034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 71525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 71360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 71009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 70126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 70334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 70084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 71070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  6761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  1164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                   553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                   374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                   188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                   119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                    50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        67271                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     43.743337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    36.720737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   719.124339                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-4095        67270    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        67271                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        67271                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.609981                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.448790                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.568850                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16           19341     28.75%     28.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17            1035      1.54%     30.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           23583     35.06%     65.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19            1076      1.60%     66.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20           11843     17.60%     84.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             550      0.82%     85.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            4352      6.47%     91.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23             334      0.50%     92.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24            3702      5.50%     97.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25             200      0.30%     98.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             856      1.27%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27              39      0.06%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28             152      0.23%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29              11      0.02%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30              69      0.10%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31               3      0.00%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32              80      0.12%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33               2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34              19      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::35               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36              12      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::37               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::41               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::45               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        67271                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   8256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               94174016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            40063872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             2486948296.90720367                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             1058007107.16115367                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  37867149500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     18053.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        40352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data     17089056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data     11005568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data     11004672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data     11004544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data     11004736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data     11003648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data     11001920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data     11002368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     40061184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 1065615.994084817125                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 451287950.966770172119                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 49013.265390102613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 290635142.862511217594                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 49013.265390102613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 290611481.286116003990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 49013.265390102613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 290608101.060916662216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.inst 21971.463795563239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 290613171.398715674877                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.inst 21971.463795563239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 290584439.484521448612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.inst 21971.463795563239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 290538806.444330692291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 21971.463795563239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 290550637.232528269291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 1057936122.431967973709                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst         1392                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       534100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data       343926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data       343934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data       343892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data       343898                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data       343864                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data       343810                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data       343824                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks      1251996                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     49875508                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data  24423560219                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst      2614000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data  17083281866                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst      2933000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data  17049942112                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst      2656500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data  17029319013                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.inst      1262500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data  16958095624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.inst      1463500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data  17067123050                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.inst      1416500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data  16993946395                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst      1377000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data  17079626462                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 969694752105                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     35830.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     45728.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     42161.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     49671.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     47306.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     49573.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     42846.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     49519.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.inst     45089.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     49311.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.inst     52267.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     49633.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.inst     50589.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     49428.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     49178.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     49675.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks    774519.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        44480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data     17091200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data     11005632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data     11005888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data     11004544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data     11004736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data     11003648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data     11001920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data     11002368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      94173952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        44480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu4.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu5.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu6.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        54016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     40028864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     40028864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       267050                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data       171963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data       171967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data       171946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data       171949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data       171932                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data       171905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data       171912                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        1471468                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       625451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        625451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst      1174628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    451344570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst        52393                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    290636833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst        52393                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data    290643593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst        52393                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data    290608101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.inst        23662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data    290613171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.inst        23662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data    290584439                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.inst        23662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data    290538806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst        23662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data    290550637                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       2486946607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst      1174628                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst        52393                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst        52393                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst        52393                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu4.inst        23662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu5.inst        23662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu6.inst        23662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst        23662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total      1426455                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks   1057082616                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total      1057082616                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks   1057082616                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst      1174628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    451344570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst        52393                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    290636833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst        52393                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data    290643593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst        52393                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data    290608101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.inst        23662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data    290613171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.inst        23662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data    290584439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.inst        23662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data    290538806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst        23662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data    290550637                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      3544029222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             2942680                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts            1251912                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0       184083                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1       184286                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2       183745                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3       183865                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4       184432                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5       184098                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6       184618                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7       183810                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8       183882                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9       183700                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10       183722                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11       183728                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12       183718                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13       183592                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14       183628                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15       183773                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        78253                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        78160                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        78144                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        78252                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        78568                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        78297                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        78712                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        78208                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        78198                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        78208                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        78210                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        78218                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        78140                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        78048                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        78098                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        78198                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            84894893249                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           5885360000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat      143748493249                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               28849.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          48849.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits            1470800                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            861697                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          68.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples      1862093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    72.083858                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    68.331936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    31.488085                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        40416      2.17%      2.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127      1671344     89.76%     91.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        87927      4.72%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255        48650      2.61%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319        12621      0.68%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383         1013      0.05%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447           88      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511           27      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total      1862093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             94165760                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          40061184                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            2486.730272                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW            1057.936122                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  22.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              15.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              6.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              55.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  11636760435                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2143680000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  24086859065                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510273                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501776                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2253                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373263                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               268                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              200                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377603                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377603                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3406                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3506868                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port         1993                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port         1921                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls2.port         1900                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls3.port         1958                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7772                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port       801315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port       800665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls2.port       801286                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls3.port       801385                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port           66                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls2.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls3.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          264                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port       515683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port       515570                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls2.port       515642                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls3.port       515755                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062650                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port           65                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls2.port           66                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls3.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          261                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port       515632                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port       515677                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls2.port       515641                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls3.port       515674                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062624                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port           69                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls2.port           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls3.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          269                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port       515504                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port       515677                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls2.port       515743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls3.port       515658                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062582                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port       515425                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port       515500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls2.port       515731                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls3.port       515664                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062320                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port       515542                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port       515493                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls2.port       515616                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls3.port       515661                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062312                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port       515539                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port       515654                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls2.port       515582                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls3.port       515543                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062318                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port       515501                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port       515610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls2.port       515732                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls3.port       515559                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062402                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17650921                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port        82240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port        79232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls2.port        78336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls3.port        80768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       320576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port     22126080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port     22104640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls2.port     22125376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls3.port     22132224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88488320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls2.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls3.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         8512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port     16007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port     16001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls2.port     16002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls3.port     16004800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64015808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls2.port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls3.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         8384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port     16005056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port     16004992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls2.port     16002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls3.port     16003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64016512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls2.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls3.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         8640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port     16001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port     16004096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls2.port     16005824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls3.port     16002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64014080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port     15999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port     15999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls2.port     16004672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls3.port     16003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port     16003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port     15999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls2.port     16001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls3.port     16002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64007104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port     16002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port     16004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls2.port     16000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls3.port     15999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64007680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port     16001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port     16002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls2.port     16005952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls3.port     15999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64010048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536928832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2592                       # Total snoops (Count)
system.membus.snoopTraffic                     153088                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888145                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003134                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.102224                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877323     99.82%     99.82% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     8687      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      455      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      382      0.01%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      239      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      229      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      217      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      604      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               11                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888145                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37867299500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         6445422274                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         6443680368                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         6446363614                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         6446538287                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13926240                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            704248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3493034097                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            725997                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3495557118                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5413801817                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            349250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3503601675                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3502283488                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3502061882                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            341500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3505402658                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             695999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3500305851                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11765437                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5877797                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        10526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
