
brushless.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012b0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  0800145c  0800145c  0001145c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001528  08001528  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001528  08001528  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001528  08001528  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001528  08001528  00011528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800152c  0800152c  0001152c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001530  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000004  08001534  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  08001534  00020044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1f8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000206d  00000000  00000000  0002c22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000049e3  00000000  00000000  0002e299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000330  00000000  00000000  00032c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001608  00000000  00000000  00032fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023221  00000000  00000000  000345b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008475  00000000  00000000  000577d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2a3f  00000000  00000000  0005fc4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012268d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000748  00000000  00000000  001226e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000004 	.word	0x20000004
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001444 	.word	0x08001444

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000008 	.word	0x20000008
 80001e8:	08001444 	.word	0x08001444

080001ec <MX_GPIO_Init>:
     PC1   ------> ADCx_IN2
     PC2   ------> ADCx_IN3
     PC3   ------> ADCx_IN4
*/
void MX_GPIO_Init(void)
{
 80001ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80001f0:	2400      	movs	r4, #0
{
 80001f2:	b08f      	sub	sp, #60	; 0x3c
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f4:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80001f8:	e9cd 4404 	strd	r4, r4, [sp, #16]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001fc:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000200:	4b7c      	ldr	r3, [pc, #496]	; (80003f4 <MX_GPIO_Init+0x208>)
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000202:	9406      	str	r4, [sp, #24]
 8000204:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000206:	4d7c      	ldr	r5, [pc, #496]	; (80003f8 <MX_GPIO_Init+0x20c>)
 8000208:	f042 0204 	orr.w	r2, r2, #4
 800020c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800020e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000210:	f002 0204 	and.w	r2, r2, #4
 8000214:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8000216:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000218:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800021a:	f042 0201 	orr.w	r2, r2, #1
 800021e:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000220:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000222:	f002 0201 	and.w	r2, r2, #1
 8000226:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000228:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800022a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800022c:	f042 0202 	orr.w	r2, r2, #2
 8000230:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000234:	f003 0302 	and.w	r3, r3, #2
 8000238:	9301      	str	r3, [sp, #4]
 800023a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
  (void)tmpreg;
 800023e:	9a01      	ldr	r2, [sp, #4]
 8000240:	62ab      	str	r3, [r5, #40]	; 0x28

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000242:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8000244:	220f      	movs	r2, #15
 8000246:	2303      	movs	r3, #3
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000248:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800024a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800024e:	940c      	str	r4, [sp, #48]	; 0x30

  /**/
  GPIO_InitStruct.Pin = EN_U_Pin|EN_V_Pin|EN_W_Pin|CS2_Pin;
 8000250:	2602      	movs	r6, #2
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000252:	f000 fd99 	bl	8000d88 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = EN_U_Pin|EN_V_Pin|EN_W_Pin|CS2_Pin;
 8000256:	2700      	movs	r7, #0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000258:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = EN_U_Pin|EN_V_Pin|EN_W_Pin|CS2_Pin;
 800025a:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 800025e:	2301      	movs	r3, #1
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000260:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = EN_U_Pin|EN_V_Pin|EN_W_Pin|CS2_Pin;
 8000262:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000266:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800026a:	940c      	str	r4, [sp, #48]	; 0x30
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800026c:	f000 fd8c 	bl	8000d88 <LL_GPIO_Init>
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000270:	4b62      	ldr	r3, [pc, #392]	; (80003fc <MX_GPIO_Init+0x210>)
 8000272:	689a      	ldr	r2, [r3, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000274:	210f      	movs	r1, #15
 8000276:	f022 020f 	bic.w	r2, r2, #15
 800027a:	fa91 f1a1 	rbit	r1, r1
 800027e:	609a      	str	r2, [r3, #8]
 8000280:	689a      	ldr	r2, [r3, #8]
 8000282:	21f0      	movs	r1, #240	; 0xf0
 8000284:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000288:	fa91 f1a1 	rbit	r1, r1
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	689a      	ldr	r2, [r3, #8]
 8000290:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000294:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000298:	fa91 f1a1 	rbit	r1, r1
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE2);

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
  EXTI_InitStruct.LineCommand = ENABLE;
 800029c:	2401      	movs	r4, #1
 800029e:	609a      	str	r2, [r3, #8]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 80002a0:	2503      	movs	r5, #3
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80002a2:	f04f 0801 	mov.w	r8, #1
 80002a6:	f04f 0900 	mov.w	r9, #0
  LL_EXTI_Init(&EXTI_InitStruct);
 80002aa:	a804      	add	r0, sp, #16
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80002ac:	e9cd 8904 	strd	r8, r9, [sp, #16]
  EXTI_InitStruct.LineCommand = ENABLE;
 80002b0:	f8ad 4018 	strh.w	r4, [sp, #24]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 80002b4:	f88d 501a 	strb.w	r5, [sp, #26]
  LL_EXTI_Init(&EXTI_InitStruct);
 80002b8:	f000 fca6 	bl	8000c08 <LL_EXTI_Init>
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
  EXTI_InitStruct.LineCommand = ENABLE;
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
  LL_EXTI_Init(&EXTI_InitStruct);
 80002bc:	a804      	add	r0, sp, #16
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 80002be:	e9cd 6704 	strd	r6, r7, [sp, #16]
  EXTI_InitStruct.LineCommand = ENABLE;
 80002c2:	f8ad 4018 	strh.w	r4, [sp, #24]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 80002c6:	f88d 501a 	strb.w	r5, [sp, #26]
  LL_EXTI_Init(&EXTI_InitStruct);
 80002ca:	f000 fc9d 	bl	8000c08 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 80002ce:	2204      	movs	r2, #4
 80002d0:	2300      	movs	r3, #0
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
  EXTI_InitStruct.LineCommand = ENABLE;
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
  LL_EXTI_Init(&EXTI_InitStruct);
 80002d2:	a804      	add	r0, sp, #16
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 80002d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  EXTI_InitStruct.LineCommand = ENABLE;
 80002d8:	f8ad 4018 	strh.w	r4, [sp, #24]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 80002dc:	f88d 501a 	strb.w	r5, [sp, #26]
  LL_EXTI_Init(&EXTI_InitStruct);
 80002e0:	f000 fc92 	bl	8000c08 <LL_EXTI_Init>
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80002e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002e8:	68da      	ldr	r2, [r3, #12]
 80002ea:	fa94 f4a4 	rbit	r4, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80002ee:	b134      	cbz	r4, 80002fe <MX_GPIO_Init+0x112>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80002f0:	fab4 f484 	clz	r4, r4
 80002f4:	0064      	lsls	r4, r4, #1
 80002f6:	fa05 f404 	lsl.w	r4, r5, r4
 80002fa:	ea22 0204 	bic.w	r2, r2, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002fe:	2301      	movs	r3, #1
 8000300:	fa93 f3a3 	rbit	r3, r3
 8000304:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000308:	2302      	movs	r3, #2
 800030a:	60ca      	str	r2, [r1, #12]
 800030c:	68ca      	ldr	r2, [r1, #12]
 800030e:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000312:	b13b      	cbz	r3, 8000324 <MX_GPIO_Init+0x138>
  return __builtin_clz(value);
 8000314:	fab3 f383 	clz	r3, r3
 8000318:	005b      	lsls	r3, r3, #1
 800031a:	2103      	movs	r1, #3
 800031c:	fa01 f303 	lsl.w	r3, r1, r3
 8000320:	ea22 0203 	bic.w	r2, r2, r3
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000324:	2302      	movs	r3, #2
 8000326:	fa93 f3a3 	rbit	r3, r3
 800032a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800032e:	2304      	movs	r3, #4
 8000330:	60ca      	str	r2, [r1, #12]
 8000332:	68ca      	ldr	r2, [r1, #12]
 8000334:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000338:	b13b      	cbz	r3, 800034a <MX_GPIO_Init+0x15e>
  return __builtin_clz(value);
 800033a:	fab3 f383 	clz	r3, r3
 800033e:	005b      	lsls	r3, r3, #1
 8000340:	2103      	movs	r1, #3
 8000342:	fa01 f303 	lsl.w	r3, r1, r3
 8000346:	ea22 0203 	bic.w	r2, r2, r3
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800034a:	2304      	movs	r3, #4
 800034c:	fa93 f3a3 	rbit	r3, r3
 8000350:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000354:	2301      	movs	r3, #1
 8000356:	60ca      	str	r2, [r1, #12]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000358:	680a      	ldr	r2, [r1, #0]
 800035a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800035e:	b13b      	cbz	r3, 8000370 <MX_GPIO_Init+0x184>
  return __builtin_clz(value);
 8000360:	fab3 f383 	clz	r3, r3
 8000364:	005b      	lsls	r3, r3, #1
 8000366:	2103      	movs	r1, #3
 8000368:	fa01 f303 	lsl.w	r3, r1, r3
 800036c:	ea22 0203 	bic.w	r2, r2, r3
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000370:	2301      	movs	r3, #1
 8000372:	fa93 f3a3 	rbit	r3, r3
 8000376:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800037a:	2302      	movs	r3, #2
 800037c:	600a      	str	r2, [r1, #0]
 800037e:	680a      	ldr	r2, [r1, #0]
 8000380:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000384:	b13b      	cbz	r3, 8000396 <MX_GPIO_Init+0x1aa>
  return __builtin_clz(value);
 8000386:	fab3 f383 	clz	r3, r3
 800038a:	005b      	lsls	r3, r3, #1
 800038c:	2103      	movs	r1, #3
 800038e:	fa01 f303 	lsl.w	r3, r1, r3
 8000392:	ea22 0203 	bic.w	r2, r2, r3
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000396:	2302      	movs	r3, #2
 8000398:	fa93 f3a3 	rbit	r3, r3
 800039c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80003a0:	2304      	movs	r3, #4
 80003a2:	600a      	str	r2, [r1, #0]
 80003a4:	680a      	ldr	r2, [r1, #0]
 80003a6:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80003aa:	b13b      	cbz	r3, 80003bc <MX_GPIO_Init+0x1d0>
  return __builtin_clz(value);
 80003ac:	fab3 f383 	clz	r3, r3
 80003b0:	005b      	lsls	r3, r3, #1
 80003b2:	2103      	movs	r1, #3
 80003b4:	fa01 f303 	lsl.w	r3, r1, r3
 80003b8:	ea22 0203 	bic.w	r2, r2, r3
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003bc:	2304      	movs	r3, #4
 80003be:	fa93 f3a3 	rbit	r3, r3
 80003c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003c6:	490e      	ldr	r1, [pc, #56]	; (8000400 <MX_GPIO_Init+0x214>)
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c8:	4b0e      	ldr	r3, [pc, #56]	; (8000404 <MX_GPIO_Init+0x218>)
 80003ca:	6002      	str	r2, [r0, #0]
 80003cc:	2200      	movs	r2, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003ce:	68c8      	ldr	r0, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d0:	f883 2306 	strb.w	r2, [r3, #774]	; 0x306
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003d4:	2040      	movs	r0, #64	; 0x40
 80003d6:	6018      	str	r0, [r3, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003d8:	68c8      	ldr	r0, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003da:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003de:	2080      	movs	r0, #128	; 0x80
 80003e0:	6018      	str	r0, [r3, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003e2:	68c9      	ldr	r1, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003e4:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003ec:	601a      	str	r2, [r3, #0]
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(EXTI1_IRQn);
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(EXTI2_IRQn);

}
 80003ee:	b00f      	add	sp, #60	; 0x3c
 80003f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80003f4:	40021000 	.word	0x40021000
 80003f8:	48000800 	.word	0x48000800
 80003fc:	40010000 	.word	0x40010000
 8000400:	e000ed00 	.word	0xe000ed00
 8000404:	e000e100 	.word	0xe000e100

08000408 <SystemClock_Config>:
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000408:	4a2f      	ldr	r2, [pc, #188]	; (80004c8 <SystemClock_Config+0xc0>)
 800040a:	6813      	ldr	r3, [r2, #0]
 800040c:	f023 0307 	bic.w	r3, r3, #7
 8000410:	f043 0304 	orr.w	r3, r3, #4
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000414:	b430      	push	{r4, r5}
 8000416:	6013      	str	r3, [r2, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000418:	6813      	ldr	r3, [r2, #0]
 800041a:	f003 0307 	and.w	r3, r3, #7
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 800041e:	2b04      	cmp	r3, #4
 8000420:	d1fa      	bne.n	8000418 <SystemClock_Config+0x10>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000422:	492a      	ldr	r1, [pc, #168]	; (80004cc <SystemClock_Config+0xc4>)
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000424:	4b2a      	ldr	r3, [pc, #168]	; (80004d0 <SystemClock_Config+0xc8>)
 8000426:	680a      	ldr	r2, [r1, #0]
 8000428:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800042c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000430:	600a      	str	r2, [r1, #0]
 8000432:	681a      	ldr	r2, [r3, #0]
 8000434:	f042 0201 	orr.w	r2, r2, #1
 8000438:	601a      	str	r2, [r3, #0]
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 800043a:	681a      	ldr	r2, [r3, #0]
 800043c:	0792      	lsls	r2, r2, #30
 800043e:	d5fc      	bpl.n	800043a <SystemClock_Config+0x32>
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8000440:	6819      	ldr	r1, [r3, #0]
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000442:	4a24      	ldr	r2, [pc, #144]	; (80004d4 <SystemClock_Config+0xcc>)
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000444:	4822      	ldr	r0, [pc, #136]	; (80004d0 <SystemClock_Config+0xc8>)
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8000446:	f041 0108 	orr.w	r1, r1, #8
 800044a:	6019      	str	r1, [r3, #0]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800044c:	6819      	ldr	r1, [r3, #0]
 800044e:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8000452:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8000456:	6019      	str	r1, [r3, #0]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8000458:	6859      	ldr	r1, [r3, #4]
 800045a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800045e:	6059      	str	r1, [r3, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000460:	68d9      	ldr	r1, [r3, #12]
 8000462:	400a      	ands	r2, r1
 8000464:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8000468:	f042 0201 	orr.w	r2, r2, #1
 800046c:	60da      	str	r2, [r3, #12]
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 800046e:	68da      	ldr	r2, [r3, #12]
 8000470:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000474:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800047c:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 800047e:	6803      	ldr	r3, [r0, #0]
 8000480:	019b      	lsls	r3, r3, #6
 8000482:	d5fc      	bpl.n	800047e <SystemClock_Config+0x76>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000484:	6883      	ldr	r3, [r0, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000486:	4a12      	ldr	r2, [pc, #72]	; (80004d0 <SystemClock_Config+0xc8>)
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000488:	f043 0303 	orr.w	r3, r3, #3
 800048c:	6083      	str	r3, [r0, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800048e:	6893      	ldr	r3, [r2, #8]
 8000490:	f003 030c 	and.w	r3, r3, #12

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000494:	2b0c      	cmp	r3, #12
 8000496:	d1fa      	bne.n	800048e <SystemClock_Config+0x86>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000498:	6891      	ldr	r1, [r2, #8]
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800049a:	4b0f      	ldr	r3, [pc, #60]	; (80004d8 <SystemClock_Config+0xd0>)
 800049c:	4d0f      	ldr	r5, [pc, #60]	; (80004dc <SystemClock_Config+0xd4>)
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);

  //LL_Init1msTick(80000000);
  LL_InitTick(80000000, 100U);
  LL_SetSystemCoreClock(80000000);
 800049e:	4810      	ldr	r0, [pc, #64]	; (80004e0 <SystemClock_Config+0xd8>)
 80004a0:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 80004a4:	6091      	str	r1, [r2, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80004a6:	6891      	ldr	r1, [r2, #8]
 80004a8:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80004ac:	6091      	str	r1, [r2, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80004ae:	6891      	ldr	r1, [r2, #8]
 80004b0:	f421 5160 	bic.w	r1, r1, #14336	; 0x3800
 80004b4:	6091      	str	r1, [r2, #8]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80004b6:	2400      	movs	r4, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004b8:	2205      	movs	r2, #5
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80004ba:	605d      	str	r5, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80004bc:	609c      	str	r4, [r3, #8]
}
 80004be:	bc30      	pop	{r4, r5}
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004c0:	601a      	str	r2, [r3, #0]
  LL_SetSystemCoreClock(80000000);
 80004c2:	f000 bf8d 	b.w	80013e0 <LL_SetSystemCoreClock>
 80004c6:	bf00      	nop
 80004c8:	40022000 	.word	0x40022000
 80004cc:	40007000 	.word	0x40007000
 80004d0:	40021000 	.word	0x40021000
 80004d4:	f9ff808c 	.word	0xf9ff808c
 80004d8:	e000e010 	.word	0xe000e010
 80004dc:	000c34ff 	.word	0x000c34ff
 80004e0:	04c4b400 	.word	0x04c4b400

080004e4 <main>:
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80004e4:	4b4b      	ldr	r3, [pc, #300]	; (8000614 <main+0x130>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004e6:	4a4c      	ldr	r2, [pc, #304]	; (8000618 <main+0x134>)
 80004e8:	6e18      	ldr	r0, [r3, #96]	; 0x60
  reg_value  =  (reg_value                                   |
 80004ea:	494c      	ldr	r1, [pc, #304]	; (800061c <main+0x138>)
{
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	f040 0001 	orr.w	r0, r0, #1
 80004f2:	6618      	str	r0, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80004f4:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80004f6:	b085      	sub	sp, #20
 80004f8:	f000 0001 	and.w	r0, r0, #1
 80004fc:	9003      	str	r0, [sp, #12]
  (void)tmpreg;
 80004fe:	9803      	ldr	r0, [sp, #12]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000500:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8000502:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000506:	6598      	str	r0, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800050a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800050e:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8000510:	9b02      	ldr	r3, [sp, #8]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000512:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000514:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
 8000518:	4003      	ands	r3, r0
  reg_value  =  (reg_value                                   |
 800051a:	4319      	orrs	r1, r3
  SCB->AIRCR =  reg_value;
 800051c:	60d1      	str	r1, [r2, #12]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800051e:	68d3      	ldr	r3, [r2, #12]
 8000520:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000524:	f1c3 0107 	rsb	r1, r3, #7
 8000528:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800052a:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800052e:	bf28      	it	cs
 8000530:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000532:	2a06      	cmp	r2, #6
 8000534:	bf88      	it	hi
 8000536:	1eda      	subhi	r2, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000538:	f04f 33ff 	mov.w	r3, #4294967295
 800053c:	fa03 f301 	lsl.w	r3, r3, r1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000540:	bf98      	it	ls
 8000542:	2200      	movls	r2, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000544:	43db      	mvns	r3, r3
 8000546:	4093      	lsls	r3, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000548:	011b      	lsls	r3, r3, #4
 800054a:	4a33      	ldr	r2, [pc, #204]	; (8000618 <main+0x134>)
 800054c:	b2db      	uxtb	r3, r3
 800054e:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
  SystemClock_Config();
 8000552:	f7ff ff59 	bl	8000408 <SystemClock_Config>
  MX_GPIO_Init();
 8000556:	f7ff fe49 	bl	80001ec <MX_GPIO_Init>
  MX_TIM1_Init();
 800055a:	f000 fa5f 	bl	8000a1c <MX_TIM1_Init>
  MX_SPI2_Init();
 800055e:	f000 f9c9 	bl	80008f4 <MX_SPI2_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000562:	4b2f      	ldr	r3, [pc, #188]	; (8000620 <main+0x13c>)
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000564:	492f      	ldr	r1, [pc, #188]	; (8000624 <main+0x140>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	f042 0201 	orr.w	r2, r2, #1
 800056c:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  SET_BIT(TIMx->CCER, Channels);
 800056e:	6a1a      	ldr	r2, [r3, #32]
 8000570:	f042 0201 	orr.w	r2, r2, #1
 8000574:	621a      	str	r2, [r3, #32]
 8000576:	6a1a      	ldr	r2, [r3, #32]
 8000578:	f042 0210 	orr.w	r2, r2, #16
 800057c:	621a      	str	r2, [r3, #32]
 800057e:	6a1a      	ldr	r2, [r3, #32]
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000580:	2500      	movs	r5, #0
  SET_BIT(TIMx->CCER, Channels);
 8000582:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000586:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000588:	635d      	str	r5, [r3, #52]	; 0x34
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR2, CompareValue);
 800058a:	639d      	str	r5, [r3, #56]	; 0x38
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR3, CompareValue);
 800058c:	63dd      	str	r5, [r3, #60]	; 0x3c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800058e:	695a      	ldr	r2, [r3, #20]
 8000590:	f042 0201 	orr.w	r2, r2, #1
 8000594:	615a      	str	r2, [r3, #20]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8000596:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000598:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800059c:	645a      	str	r2, [r3, #68]	; 0x44
 800059e:	680b      	ldr	r3, [r1, #0]
 80005a0:	f043 0302 	orr.w	r3, r3, #2
 80005a4:	600b      	str	r3, [r1, #0]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005a6:	4b20      	ldr	r3, [pc, #128]	; (8000628 <main+0x144>)
 80005a8:	2240      	movs	r2, #64	; 0x40
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005b4:	601a      	str	r2, [r3, #0]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80005b6:	4f1d      	ldr	r7, [pc, #116]	; (800062c <main+0x148>)
 80005b8:	4e1d      	ldr	r6, [pc, #116]	; (8000630 <main+0x14c>)
 80005ba:	683b      	ldr	r3, [r7, #0]
	  for (volatile int i = 0; i < 100000; i++);
 80005bc:	4c1d      	ldr	r4, [pc, #116]	; (8000634 <main+0x150>)
 80005be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005c2:	603b      	str	r3, [r7, #0]
  motor_control_pwm_update_callback(0);
 80005c4:	4628      	mov	r0, r5
 80005c6:	f000 f8e3 	bl	8000790 <motor_control_pwm_update_callback>
  motor_control_reset_rotation();
 80005ca:	f000 f943 	bl	8000854 <motor_control_reset_rotation>
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx)
{
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80005d4:	607b      	str	r3, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005dc:	607b      	str	r3, [r7, #4]
	  motor_control_pwm_update_callback(pwm);
 80005de:	6830      	ldr	r0, [r6, #0]
 80005e0:	f000 f8d6 	bl	8000790 <motor_control_pwm_update_callback>
	  for (volatile int i = 0; i < 100000; i++);
 80005e4:	9500      	str	r5, [sp, #0]
 80005e6:	9b00      	ldr	r3, [sp, #0]
 80005e8:	42a3      	cmp	r3, r4
 80005ea:	dc05      	bgt.n	80005f8 <main+0x114>
 80005ec:	9b00      	ldr	r3, [sp, #0]
 80005ee:	3301      	adds	r3, #1
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	9b00      	ldr	r3, [sp, #0]
 80005f4:	42a3      	cmp	r3, r4
 80005f6:	ddf9      	ble.n	80005ec <main+0x108>
	  for (volatile int i = 0; i < 1000; i++);
 80005f8:	9501      	str	r5, [sp, #4]
 80005fa:	9b01      	ldr	r3, [sp, #4]
 80005fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000600:	daed      	bge.n	80005de <main+0xfa>
 8000602:	9b01      	ldr	r3, [sp, #4]
 8000604:	3301      	adds	r3, #1
 8000606:	9301      	str	r3, [sp, #4]
 8000608:	9b01      	ldr	r3, [sp, #4]
 800060a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800060e:	dbf8      	blt.n	8000602 <main+0x11e>
 8000610:	e7e5      	b.n	80005de <main+0xfa>
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000
 8000618:	e000ed00 	.word	0xe000ed00
 800061c:	05fa0300 	.word	0x05fa0300
 8000620:	40012c00 	.word	0x40012c00
 8000624:	e000e010 	.word	0xe000e010
 8000628:	e000e100 	.word	0xe000e100
 800062c:	40003800 	.word	0x40003800
 8000630:	20000020 	.word	0x20000020
 8000634:	0001869f 	.word	0x0001869f

08000638 <_motor_control_update_sector>:
	_motor_control_set_HZ(motor_phases[HZ_pin[drive_sector]]);
	_motor_control_set_ground(motor_phases[grounded_pin[drive_sector]]);
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
}

void _motor_control_update_sector(void){
 8000638:	b410      	push	{r4}
 800063a:	4c1b      	ldr	r4, [pc, #108]	; (80006a8 <_motor_control_update_sector+0x70>)
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800063c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000640:	6903      	ldr	r3, [r0, #16]
 8000642:	6902      	ldr	r2, [r0, #16]
 8000644:	6901      	ldr	r1, [r0, #16]
	int hall_value = (LL_GPIO_IsInputPinSet(HALL_U_GPIO_Port,HALL_U_Pin) << 2) |
 8000646:	009b      	lsls	r3, r3, #2
 8000648:	f003 0304 	and.w	r3, r3, #4
 800064c:	f3c1 0180 	ubfx	r1, r1, #2, #1
			(LL_GPIO_IsInputPinSet(HALL_V_GPIO_Port,HALL_V_Pin) << 1) |
 8000650:	f002 0202 	and.w	r2, r2, #2
 8000654:	430b      	orrs	r3, r1
 8000656:	4313      	orrs	r3, r2
	if ((hall_value >= 1) && (hall_value <= 6)) { // hall value ok
 8000658:	3b01      	subs	r3, #1
 800065a:	2b05      	cmp	r3, #5
 800065c:	d8f0      	bhi.n	8000640 <_motor_control_update_sector+0x8>
		return hall_to_phase[hall_value - 1];
 800065e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
	static int old_sector = 0;
	int delta;

	//should not happend
	//! \todo ADD TIMEOUT !!!!!!
	while ((_Sector = _motor_control_get_hall()) == -1);
 8000662:	1c5a      	adds	r2, r3, #1
 8000664:	d0ec      	beq.n	8000640 <_motor_control_update_sector+0x8>

	delta = _Sector - old_sector;
 8000666:	4911      	ldr	r1, [pc, #68]	; (80006ac <_motor_control_update_sector+0x74>)
 8000668:	4811      	ldr	r0, [pc, #68]	; (80006b0 <_motor_control_update_sector+0x78>)
 800066a:	680a      	ldr	r2, [r1, #0]
 800066c:	6003      	str	r3, [r0, #0]
 800066e:	1a9a      	subs	r2, r3, r2
	old_sector = _Sector;
 8000670:	600b      	str	r3, [r1, #0]

	if (delta <= -3){
 8000672:	1c93      	adds	r3, r2, #2
 8000674:	da07      	bge.n	8000686 <_motor_control_update_sector+0x4e>
		_Rotation += delta + 6;
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <_motor_control_update_sector+0x7c>)
		_Rotation += delta - 6;
	}
	else{
		_Rotation += delta;
	}
};
 8000678:	f85d 4b04 	ldr.w	r4, [sp], #4
		_Rotation += delta + 6;
 800067c:	6819      	ldr	r1, [r3, #0]
 800067e:	3206      	adds	r2, #6
 8000680:	440a      	add	r2, r1
 8000682:	601a      	str	r2, [r3, #0]
};
 8000684:	4770      	bx	lr
	else if (delta >= 3){
 8000686:	2a02      	cmp	r2, #2
 8000688:	dd07      	ble.n	800069a <_motor_control_update_sector+0x62>
		_Rotation += delta - 6;
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <_motor_control_update_sector+0x7c>)
};
 800068c:	f85d 4b04 	ldr.w	r4, [sp], #4
		_Rotation += delta - 6;
 8000690:	6819      	ldr	r1, [r3, #0]
 8000692:	3a06      	subs	r2, #6
 8000694:	440a      	add	r2, r1
 8000696:	601a      	str	r2, [r3, #0]
};
 8000698:	4770      	bx	lr
		_Rotation += delta;
 800069a:	4906      	ldr	r1, [pc, #24]	; (80006b4 <_motor_control_update_sector+0x7c>)
};
 800069c:	f85d 4b04 	ldr.w	r4, [sp], #4
		_Rotation += delta;
 80006a0:	680b      	ldr	r3, [r1, #0]
 80006a2:	441a      	add	r2, r3
 80006a4:	600a      	str	r2, [r1, #0]
};
 80006a6:	4770      	bx	lr
 80006a8:	0800148c 	.word	0x0800148c
 80006ac:	20000030 	.word	0x20000030
 80006b0:	2000002c 	.word	0x2000002c
 80006b4:	20000028 	.word	0x20000028

080006b8 <EXTI_IRQHandler>:

void EXTI_IRQHandler(void){
 80006b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 80006ba:	4b28      	ldr	r3, [pc, #160]	; (800075c <EXTI_IRQHandler+0xa4>)
 80006bc:	2204      	movs	r2, #4
 80006be:	2001      	movs	r0, #1
 80006c0:	2102      	movs	r1, #2
 80006c2:	6158      	str	r0, [r3, #20]
 80006c4:	6159      	str	r1, [r3, #20]
 80006c6:	615a      	str	r2, [r3, #20]

	LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
	LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
	LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);

	_motor_control_update_sector();
 80006c8:	f7ff ffb6 	bl	8000638 <_motor_control_update_sector>
	_motor_control_update_pwm(_Sector, _Pwm_value);
 80006cc:	4b24      	ldr	r3, [pc, #144]	; (8000760 <EXTI_IRQHandler+0xa8>)
 80006ce:	4a25      	ldr	r2, [pc, #148]	; (8000764 <EXTI_IRQHandler+0xac>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	6812      	ldr	r2, [r2, #0]
	if (pwm_value > 0){
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	dd2c      	ble.n	8000732 <EXTI_IRQHandler+0x7a>
		drive_sector = phase_order_direct_rotation[sector];
 80006d8:	4923      	ldr	r1, [pc, #140]	; (8000768 <EXTI_IRQHandler+0xb0>)
 80006da:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
		pwm = (uint32_t)pwm_value;
 80006de:	461c      	mov	r4, r3
	_motor_control_set_HZ(motor_phases[HZ_pin[drive_sector]]);
 80006e0:	4a22      	ldr	r2, [pc, #136]	; (800076c <EXTI_IRQHandler+0xb4>)
 80006e2:	4923      	ldr	r1, [pc, #140]	; (8000770 <EXTI_IRQHandler+0xb8>)
 80006e4:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
	_motor_control_set_ground(motor_phases[grounded_pin[drive_sector]]);
 80006e8:	4b22      	ldr	r3, [pc, #136]	; (8000774 <EXTI_IRQHandler+0xbc>)
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
 80006ea:	4d23      	ldr	r5, [pc, #140]	; (8000778 <EXTI_IRQHandler+0xc0>)
 80006ec:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80006f0:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
 80006f4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80006f8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
	_motor_control_set_HZ(motor_phases[HZ_pin[drive_sector]]);
 80006fc:	f102 0608 	add.w	r6, r2, #8
 8000700:	e896 10c0 	ldmia.w	r6, {r6, r7, ip}
	*(phase.pwm_compare_register) = 0;
 8000704:	2500      	movs	r5, #0
 8000706:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800070a:	f8cc 5000 	str.w	r5, [ip]
  WRITE_REG(GPIOx->BRR, PinMask);
 800070e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8000712:	62b7      	str	r7, [r6, #40]	; 0x28
	_motor_control_set_ground(motor_phases[grounded_pin[drive_sector]]);
 8000714:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000718:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 800071c:	e9d3 6103 	ldrd	r6, r1, [r3, #12]
 8000720:	6898      	ldr	r0, [r3, #8]
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
 8000722:	6893      	ldr	r3, [r2, #8]
	*(phase.pwm_compare_register) = 0;
 8000724:	600d      	str	r5, [r1, #0]
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
 8000726:	6911      	ldr	r1, [r2, #16]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000728:	6186      	str	r6, [r0, #24]
 800072a:	68d2      	ldr	r2, [r2, #12]
	*(phase.pwm_compare_register) = pwm_value;
 800072c:	600c      	str	r4, [r1, #0]
 800072e:	619a      	str	r2, [r3, #24]
}
 8000730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if (pwm_value < 0){
 8000732:	d004      	beq.n	800073e <EXTI_IRQHandler+0x86>
		drive_sector = phase_order_indirect_rotation[sector];
 8000734:	4911      	ldr	r1, [pc, #68]	; (800077c <EXTI_IRQHandler+0xc4>)
		pwm = (uint32_t)(- pwm_value);
 8000736:	425c      	negs	r4, r3
		drive_sector = phase_order_indirect_rotation[sector];
 8000738:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
		pwm = (uint32_t)(- pwm_value);
 800073c:	e7d0      	b.n	80006e0 <EXTI_IRQHandler+0x28>
	*(phase.pwm_compare_register) = 0;
 800073e:	4910      	ldr	r1, [pc, #64]	; (8000780 <EXTI_IRQHandler+0xc8>)
  WRITE_REG(GPIOx->BRR, PinMask);
 8000740:	4a10      	ldr	r2, [pc, #64]	; (8000784 <EXTI_IRQHandler+0xcc>)
 8000742:	600b      	str	r3, [r1, #0]
 8000744:	4d10      	ldr	r5, [pc, #64]	; (8000788 <EXTI_IRQHandler+0xd0>)
 8000746:	4811      	ldr	r0, [pc, #68]	; (800078c <EXTI_IRQHandler+0xd4>)
 8000748:	2140      	movs	r1, #64	; 0x40
 800074a:	6291      	str	r1, [r2, #40]	; 0x28
 800074c:	2480      	movs	r4, #128	; 0x80
 800074e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000752:	602b      	str	r3, [r5, #0]
 8000754:	6294      	str	r4, [r2, #40]	; 0x28
 8000756:	6003      	str	r3, [r0, #0]
 8000758:	6291      	str	r1, [r2, #40]	; 0x28
}
 800075a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800075c:	40010400 	.word	0x40010400
 8000760:	20000024 	.word	0x20000024
 8000764:	2000002c 	.word	0x2000002c
 8000768:	080014e0 	.word	0x080014e0
 800076c:	0800145c 	.word	0x0800145c
 8000770:	080014a4 	.word	0x080014a4
 8000774:	08001474 	.word	0x08001474
 8000778:	08001510 	.word	0x08001510
 800077c:	080014f8 	.word	0x080014f8
 8000780:	40012c34 	.word	0x40012c34
 8000784:	48000800 	.word	0x48000800
 8000788:	40012c38 	.word	0x40012c38
 800078c:	40012c3c 	.word	0x40012c3c

08000790 <motor_control_pwm_update_callback>:

void motor_control_pwm_update_callback(int pwm){
	_Pwm_value = pwm;
 8000790:	4a24      	ldr	r2, [pc, #144]	; (8000824 <motor_control_pwm_update_callback+0x94>)
	_motor_control_update_pwm(_Sector, _Pwm_value);
 8000792:	4b25      	ldr	r3, [pc, #148]	; (8000828 <motor_control_pwm_update_callback+0x98>)
	if (pwm_value > 0){
 8000794:	2800      	cmp	r0, #0
void motor_control_pwm_update_callback(int pwm){
 8000796:	b4f0      	push	{r4, r5, r6, r7}
	_motor_control_update_pwm(_Sector, _Pwm_value);
 8000798:	681b      	ldr	r3, [r3, #0]
	_Pwm_value = pwm;
 800079a:	6010      	str	r0, [r2, #0]
	if (pwm_value > 0){
 800079c:	dd2c      	ble.n	80007f8 <motor_control_pwm_update_callback+0x68>
		drive_sector = phase_order_direct_rotation[sector];
 800079e:	4a23      	ldr	r2, [pc, #140]	; (800082c <motor_control_pwm_update_callback+0x9c>)
 80007a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
	_motor_control_set_HZ(motor_phases[HZ_pin[drive_sector]]);
 80007a4:	4a22      	ldr	r2, [pc, #136]	; (8000830 <motor_control_pwm_update_callback+0xa0>)
 80007a6:	4923      	ldr	r1, [pc, #140]	; (8000834 <motor_control_pwm_update_callback+0xa4>)
 80007a8:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
	_motor_control_set_ground(motor_phases[grounded_pin[drive_sector]]);
 80007ac:	4b22      	ldr	r3, [pc, #136]	; (8000838 <motor_control_pwm_update_callback+0xa8>)
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
 80007ae:	4d23      	ldr	r5, [pc, #140]	; (800083c <motor_control_pwm_update_callback+0xac>)
 80007b0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80007b4:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
 80007b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80007bc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
	_motor_control_set_HZ(motor_phases[HZ_pin[drive_sector]]);
 80007c0:	f102 0608 	add.w	r6, r2, #8
 80007c4:	e896 10c0 	ldmia.w	r6, {r6, r7, ip}
	*(phase.pwm_compare_register) = 0;
 80007c8:	2500      	movs	r5, #0
 80007ca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80007ce:	f8cc 5000 	str.w	r5, [ip]
 80007d2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80007d6:	62b7      	str	r7, [r6, #40]	; 0x28
	_motor_control_set_ground(motor_phases[grounded_pin[drive_sector]]);
 80007d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80007dc:	eb01 0284 	add.w	r2, r1, r4, lsl #2
 80007e0:	e9d3 6103 	ldrd	r6, r1, [r3, #12]
 80007e4:	689c      	ldr	r4, [r3, #8]
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
 80007e6:	6893      	ldr	r3, [r2, #8]
	*(phase.pwm_compare_register) = 0;
 80007e8:	600d      	str	r5, [r1, #0]
	_motor_control_set_pwm(motor_phases[pmw_pin[drive_sector]], pwm);
 80007ea:	6911      	ldr	r1, [r2, #16]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80007ec:	61a6      	str	r6, [r4, #24]
 80007ee:	68d2      	ldr	r2, [r2, #12]
	*(phase.pwm_compare_register) = pwm_value;
 80007f0:	6008      	str	r0, [r1, #0]
}
 80007f2:	bcf0      	pop	{r4, r5, r6, r7}
 80007f4:	619a      	str	r2, [r3, #24]
 80007f6:	4770      	bx	lr
	else if (pwm_value < 0){
 80007f8:	d004      	beq.n	8000804 <motor_control_pwm_update_callback+0x74>
		drive_sector = phase_order_indirect_rotation[sector];
 80007fa:	4a11      	ldr	r2, [pc, #68]	; (8000840 <motor_control_pwm_update_callback+0xb0>)
		pwm = (uint32_t)(- pwm_value);
 80007fc:	4240      	negs	r0, r0
		drive_sector = phase_order_indirect_rotation[sector];
 80007fe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
		pwm = (uint32_t)(- pwm_value);
 8000802:	e7cf      	b.n	80007a4 <motor_control_pwm_update_callback+0x14>
	*(phase.pwm_compare_register) = 0;
 8000804:	4a0f      	ldr	r2, [pc, #60]	; (8000844 <motor_control_pwm_update_callback+0xb4>)
  WRITE_REG(GPIOx->BRR, PinMask);
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <motor_control_pwm_update_callback+0xb8>)
 8000808:	6010      	str	r0, [r2, #0]
 800080a:	4d10      	ldr	r5, [pc, #64]	; (800084c <motor_control_pwm_update_callback+0xbc>)
 800080c:	4910      	ldr	r1, [pc, #64]	; (8000850 <motor_control_pwm_update_callback+0xc0>)
 800080e:	2240      	movs	r2, #64	; 0x40
 8000810:	629a      	str	r2, [r3, #40]	; 0x28
 8000812:	2480      	movs	r4, #128	; 0x80
 8000814:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000818:	6028      	str	r0, [r5, #0]
 800081a:	629c      	str	r4, [r3, #40]	; 0x28
 800081c:	6008      	str	r0, [r1, #0]
}
 800081e:	bcf0      	pop	{r4, r5, r6, r7}
 8000820:	629a      	str	r2, [r3, #40]	; 0x28
 8000822:	4770      	bx	lr
 8000824:	20000024 	.word	0x20000024
 8000828:	2000002c 	.word	0x2000002c
 800082c:	080014e0 	.word	0x080014e0
 8000830:	0800145c 	.word	0x0800145c
 8000834:	080014a4 	.word	0x080014a4
 8000838:	08001474 	.word	0x08001474
 800083c:	08001510 	.word	0x08001510
 8000840:	080014f8 	.word	0x080014f8
 8000844:	40012c34 	.word	0x40012c34
 8000848:	48000800 	.word	0x48000800
 800084c:	40012c38 	.word	0x40012c38
 8000850:	40012c3c 	.word	0x40012c3c

08000854 <motor_control_reset_rotation>:

void motor_control_reset_rotation(void){
	_Rotation = 0;
 8000854:	4b01      	ldr	r3, [pc, #4]	; (800085c <motor_control_reset_rotation+0x8>)
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
}
 800085a:	4770      	bx	lr
 800085c:	20000028 	.word	0x20000028

08000860 <SysTick_IRQHandler>:
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000860:	4b04      	ldr	r3, [pc, #16]	; (8000874 <SysTick_IRQHandler+0x14>)
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 8000862:	4905      	ldr	r1, [pc, #20]	; (8000878 <SysTick_IRQHandler+0x18>)
 8000864:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000868:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800086c:	619a      	str	r2, [r3, #24]
 800086e:	8188      	strh	r0, [r1, #12]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000870:	629a      	str	r2, [r3, #40]	; 0x28



	//debug
	LL_GPIO_ResetOutputPin(CS2_GPIO_Port, CS2_Pin);
}
 8000872:	4770      	bx	lr
 8000874:	48000800 	.word	0x48000800
 8000878:	40003800 	.word	0x40003800

0800087c <SPI2_IRQHandler>:
  return ((READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL);
 800087c:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <SPI2_IRQHandler+0x64>)
 800087e:	685a      	ldr	r2, [r3, #4]
 8000880:	0651      	lsls	r1, r2, #25
 8000882:	d502      	bpl.n	800088a <SPI2_IRQHandler+0xe>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000884:	689a      	ldr	r2, [r3, #8]

		LL_GPIO_ResetOutputPin(CS2_GPIO_Port,CS2_Pin);
		return;
	}
*/
	if (LL_SPI_IsEnabledIT_RXNE(SPI2) && LL_SPI_IsActiveFlag_RXNE(SPI2)){
 8000886:	07d2      	lsls	r2, r2, #31
 8000888:	d400      	bmi.n	800088c <SPI2_IRQHandler+0x10>
 800088a:	4770      	bx	lr
  return (uint16_t)(READ_REG(SPIx->DR));
 800088c:	68d9      	ldr	r1, [r3, #12]
	delta = (int32_t)data - (int32_t)old_rotation;
 800088e:	4815      	ldr	r0, [pc, #84]	; (80008e4 <SPI2_IRQHandler+0x68>)
 8000890:	4b15      	ldr	r3, [pc, #84]	; (80008e8 <SPI2_IRQHandler+0x6c>)
void SPI2_IRQHandler(void){
 8000892:	b410      	push	{r4}
		//data = LL_SPI_ReceiveData16(SPI2) & 0x3fff;
		// hack because ST is are stupid
		data = (LL_SPI_ReceiveData16(SPI2)<<1) & 0x3fff;
 8000894:	0049      	lsls	r1, r1, #1
 8000896:	4c15      	ldr	r4, [pc, #84]	; (80008ec <SPI2_IRQHandler+0x70>)
 8000898:	f643 72fe 	movw	r2, #16382	; 0x3ffe
 800089c:	400a      	ands	r2, r1
 800089e:	8022      	strh	r2, [r4, #0]
		compute_speed(data);
 80008a0:	8822      	ldrh	r2, [r4, #0]
	delta = (int32_t)data - (int32_t)old_rotation;
 80008a2:	6801      	ldr	r1, [r0, #0]
		compute_speed(data);
 80008a4:	b292      	uxth	r2, r2
	delta = (int32_t)data - (int32_t)old_rotation;
 80008a6:	1a51      	subs	r1, r2, r1
 80008a8:	6019      	str	r1, [r3, #0]
	old_rotation = data;
 80008aa:	6002      	str	r2, [r0, #0]
	if (delta > 0x3fff){
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80008b2:	db03      	blt.n	80008bc <SPI2_IRQHandler+0x40>
		delta -=  0x4000;
 80008b4:	681a      	ldr	r2, [r3, #0]
 80008b6:	f5a2 4280 	sub.w	r2, r2, #16384	; 0x4000
 80008ba:	601a      	str	r2, [r3, #0]
	if (delta < -0x3fff){
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	f512 4f80 	cmn.w	r2, #16384	; 0x4000
 80008c2:	dc03      	bgt.n	80008cc <SPI2_IRQHandler+0x50>
		delta += 0x4000;
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80008ca:	601a      	str	r2, [r3, #0]
	speed = ((float)delta);
 80008cc:	edd3 7a00 	vldr	s15, [r3]
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <SPI2_IRQHandler+0x74>)

	}

}
 80008d2:	f85d 4b04 	ldr.w	r4, [sp], #4
	speed = ((float)delta);
 80008d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008da:	edc3 7a00 	vstr	s15, [r3]
}
 80008de:	4770      	bx	lr
 80008e0:	40003800 	.word	0x40003800
 80008e4:	20000038 	.word	0x20000038
 80008e8:	20000040 	.word	0x20000040
 80008ec:	20000034 	.word	0x20000034
 80008f0:	2000003c 	.word	0x2000003c

080008f4 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80008f4:	b510      	push	{r4, lr}
 80008f6:	b092      	sub	sp, #72	; 0x48

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80008f8:	a808      	add	r0, sp, #32
 80008fa:	2228      	movs	r2, #40	; 0x28
 80008fc:	2100      	movs	r1, #0
 80008fe:	f000 fd99 	bl	8001434 <memset>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000902:	4b34      	ldr	r3, [pc, #208]	; (80009d4 <MX_SPI2_Init+0xe0>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000904:	4834      	ldr	r0, [pc, #208]	; (80009d8 <MX_SPI2_Init+0xe4>)
 8000906:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000908:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800090c:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800090e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000910:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000914:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000916:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000918:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800091a:	f042 0202 	orr.w	r2, r2, #2
 800091e:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8000928:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 800092c:	2302      	movs	r3, #2
 800092e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000932:	2203      	movs	r2, #3
 8000934:	2300      	movs	r3, #0
 8000936:	e9cd 2304 	strd	r2, r3, [sp, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800093c:	2200      	movs	r2, #0
 800093e:	2305      	movs	r3, #5
 8000940:	e9cd 2306 	strd	r2, r3, [sp, #24]
  (void)tmpreg;
 8000944:	9c00      	ldr	r4, [sp, #0]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000946:	f000 fa1f 	bl	8000d88 <LL_GPIO_Init>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800094a:	4b24      	ldr	r3, [pc, #144]	; (80009dc <MX_SPI2_Init+0xe8>)
 800094c:	68da      	ldr	r2, [r3, #12]
 800094e:	f3c2 2202 	ubfx	r2, r2, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000952:	f1c2 0107 	rsb	r1, r2, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	1d13      	adds	r3, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000958:	2904      	cmp	r1, #4
 800095a:	bf28      	it	cs
 800095c:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095e:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000960:	f04f 33ff 	mov.w	r3, #4294967295
 8000964:	fa03 f301 	lsl.w	r3, r3, r1
 8000968:	ea6f 0303 	mvn.w	r3, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800096c:	bf8c      	ite	hi
 800096e:	3a03      	subhi	r2, #3
 8000970:	2200      	movls	r2, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	4093      	lsls	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000978:	011b      	lsls	r3, r3, #4
 800097a:	4a19      	ldr	r2, [pc, #100]	; (80009e0 <MX_SPI2_Init+0xec>)
 800097c:	b2db      	uxtb	r3, r3
 800097e:	f882 3324 	strb.w	r3, [r2, #804]	; 0x324
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000982:	2310      	movs	r3, #16
 8000984:	6053      	str	r3, [r2, #4]
  NVIC_EnableIRQ(SPI2_IRQn);

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000986:	2200      	movs	r2, #0
 8000988:	f44f 7382 	mov.w	r3, #260	; 0x104
 800098c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000990:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000994:	2300      	movs	r3, #0
  SPI_InitStruct.NSS = LL_SPI_NSS_HARD_OUTPUT;
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
  SPI_InitStruct.CRCPoly = 7;
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8000996:	4c13      	ldr	r4, [pc, #76]	; (80009e4 <MX_SPI2_Init+0xf0>)
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000998:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80009a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80009a6:	2228      	movs	r2, #40	; 0x28
 80009a8:	2300      	movs	r3, #0
 80009aa:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80009ae:	a908      	add	r1, sp, #32
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80009b0:	2200      	movs	r2, #0
 80009b2:	2307      	movs	r3, #7
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80009b4:	4620      	mov	r0, r4
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80009b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80009ba:	f000 faa3 	bl	8000f04 <LL_SPI_Init>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80009be:	6863      	ldr	r3, [r4, #4]
 80009c0:	f023 0310 	bic.w	r3, r3, #16
 80009c4:	6063      	str	r3, [r4, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80009c6:	6863      	ldr	r3, [r4, #4]
 80009c8:	f043 0308 	orr.w	r3, r3, #8
 80009cc:	6063      	str	r3, [r4, #4]
  LL_SPI_EnableNSSPulseMgt(SPI2);
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009ce:	b012      	add	sp, #72	; 0x48
 80009d0:	bd10      	pop	{r4, pc}
 80009d2:	bf00      	nop
 80009d4:	40021000 	.word	0x40021000
 80009d8:	48000400 	.word	0x48000400
 80009dc:	e000ed00 	.word	0xe000ed00
 80009e0:	e000e100 	.word	0xe000e100
 80009e4:	40003800 	.word	0x40003800

080009e8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009e8:	e7fe      	b.n	80009e8 <NMI_Handler>
 80009ea:	bf00      	nop

080009ec <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ec:	e7fe      	b.n	80009ec <HardFault_Handler>
 80009ee:	bf00      	nop

080009f0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <MemManage_Handler>
 80009f2:	bf00      	nop

080009f4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f4:	e7fe      	b.n	80009f4 <BusFault_Handler>
 80009f6:	bf00      	nop

080009f8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <UsageFault_Handler>
 80009fa:	bf00      	nop

080009fc <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <DebugMon_Handler>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <PendSV_Handler>:
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a08:	4a03      	ldr	r2, [pc, #12]	; (8000a18 <SystemInit+0x10>)
 8000a0a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000a0e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a12:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000a16:	4770      	bx	lr
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000a20:	2500      	movs	r5, #0
{
 8000a22:	b0a0      	sub	sp, #128	; 0x80
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000a24:	4629      	mov	r1, r5
 8000a26:	a80e      	add	r0, sp, #56	; 0x38
 8000a28:	2220      	movs	r2, #32
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000a2a:	f8ad 500e 	strh.w	r5, [sp, #14]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000a2e:	f000 fd01 	bl	8001434 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8000a32:	4629      	mov	r1, r5
 8000a34:	a816      	add	r0, sp, #88	; 0x58
 8000a36:	2228      	movs	r2, #40	; 0x28
 8000a38:	f000 fcfc 	bl	8001434 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8000a40:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
 8000a44:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a48:	f8df a160 	ldr.w	sl, [pc, #352]	; 8000bac <MX_TIM1_Init+0x190>
  TIM_InitStruct.Prescaler = 0;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = PWM_FREQUENCY;
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  TIM_InitStruct.RepetitionCounter = 0;
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8000a4c:	4c56      	ldr	r4, [pc, #344]	; (8000ba8 <MX_TIM1_Init+0x18c>)
 8000a4e:	f8da 3060 	ldr.w	r3, [sl, #96]	; 0x60
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000a52:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8000bb0 <MX_TIM1_Init+0x194>
 8000a56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a5a:	f8ca 3060 	str.w	r3, [sl, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a5e:	f8da 3060 	ldr.w	r3, [sl, #96]	; 0x60
  TIM_InitStruct.Prescaler = 0;
 8000a62:	f8ad 500c 	strh.w	r5, [sp, #12]
 8000a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a6a:	9302      	str	r3, [sp, #8]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8000a6c:	a903      	add	r1, sp, #12
  TIM_InitStruct.Autoreload = PWM_FREQUENCY;
 8000a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8000a72:	4620      	mov	r0, r4
  TIM_InitStruct.RepetitionCounter = 0;
 8000a74:	e9cd 5506 	strd	r5, r5, [sp, #24]
  (void)tmpreg;
 8000a78:	9a02      	ldr	r2, [sp, #8]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000a7a:	9504      	str	r5, [sp, #16]
  TIM_InitStruct.Autoreload = PWM_FREQUENCY;
 8000a7c:	9305      	str	r3, [sp, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8000a7e:	f000 fa79 	bl	8000f74 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000a82:	6823      	ldr	r3, [r4, #0]
 8000a84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000a88:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000a8a:	68a3      	ldr	r3, [r4, #8]
 8000a8c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000a90:	f023 0307 	bic.w	r3, r3, #7
 8000a94:	60a3      	str	r3, [r4, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000a96:	69a3      	ldr	r3, [r4, #24]
  LL_TIM_DisableARRPreload(TIM1);
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000a98:	2660      	movs	r6, #96	; 0x60
 8000a9a:	f043 0308 	orr.w	r3, r3, #8
 8000a9e:	2700      	movs	r7, #0
 8000aa0:	61a3      	str	r3, [r4, #24]
  TIM_OC_InitStruct.CompareValue = 0;
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000aa2:	aa0e      	add	r2, sp, #56	; 0x38
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000aa4:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000aa8:	4620      	mov	r0, r4
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000aaa:	2600      	movs	r6, #0
 8000aac:	2700      	movs	r7, #0
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000aae:	2101      	movs	r1, #1
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000ab0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8000ab4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8000ab8:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000abc:	f000 faae 	bl	800101c <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000ac0:	69a3      	ldr	r3, [r4, #24]
 8000ac2:	f023 0304 	bic.w	r3, r3, #4
 8000ac6:	61a3      	str	r3, [r4, #24]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000ac8:	69a3      	ldr	r3, [r4, #24]
 8000aca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ace:	61a3      	str	r3, [r4, #24]
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8000ad0:	aa0e      	add	r2, sp, #56	; 0x38
 8000ad2:	4620      	mov	r0, r4
 8000ad4:	2110      	movs	r1, #16
 8000ad6:	f000 faa1 	bl	800101c <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000ada:	69a3      	ldr	r3, [r4, #24]
 8000adc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ae0:	61a3      	str	r3, [r4, #24]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000ae2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8000ae6:	f043 0308 	orr.w	r3, r3, #8
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8000aea:	aa0e      	add	r2, sp, #56	; 0x38
 8000aec:	f8c8 3004 	str.w	r3, [r8, #4]
 8000af0:	4620      	mov	r0, r4
 8000af2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af6:	f000 fa91 	bl	800101c <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000afa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8000afe:	f023 0304 	bic.w	r3, r3, #4
 8000b02:	f8c8 3004 	str.w	r3, [r8, #4]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
 8000b06:	68a3      	ldr	r3, [r4, #8]
 8000b08:	f023 0308 	bic.w	r3, r3, #8
 8000b0c:	60a3      	str	r3, [r4, #8]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
 8000b0e:	68a3      	ldr	r3, [r4, #8]
 8000b10:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000b14:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 8000b16:	68a3      	ldr	r3, [r4, #8]
 8000b18:	f423 433f 	bic.w	r3, r3, #48896	; 0xbf00
 8000b1c:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000b1e:	6863      	ldr	r3, [r4, #4]
 8000b20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b24:	6063      	str	r3, [r4, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8000b26:	6863      	ldr	r3, [r4, #4]
 8000b28:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000b2c:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000b2e:	68a3      	ldr	r3, [r4, #8]
 8000b30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000b34:	60a3      	str	r3, [r4, #8]
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8000b36:	a916      	add	r1, sp, #88	; 0x58
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8000b3e:	4620      	mov	r0, r4
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8000b40:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 8000b44:	f04f 0900 	mov.w	r9, #0
 8000b48:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8000b4c:	9518      	str	r5, [sp, #96]	; 0x60
  TIM_BDTRInitStruct.DeadTime = 0;
 8000b4e:	f88d 5064 	strb.w	r5, [sp, #100]	; 0x64
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8000b52:	f8ad 5066 	strh.w	r5, [sp, #102]	; 0x66
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8000b56:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8000b5a:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
 8000b5e:	e9cd 891a 	strd	r8, r9, [sp, #104]	; 0x68
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8000b62:	f000 fc03 	bl	800136c <LL_TIM_BDTR_Init>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b66:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	f8ca 304c 	str.w	r3, [sl, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b72:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	9301      	str	r3, [sp, #4]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
  GPIO_InitStruct.Pin = PWM_U_Pin|PWM_V_Pin|PWM_W_Pin;
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b80:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = PWM_U_Pin|PWM_V_Pin|PWM_W_Pin;
 8000b82:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 8000b86:	2502      	movs	r5, #2
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = PWM_U_Pin|PWM_V_Pin|PWM_W_Pin;
 8000b8c:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 8000b90:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8000b94:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  (void)tmpreg;
 8000b98:	f8dd c004 	ldr.w	ip, [sp, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9c:	f000 f8f4 	bl	8000d88 <LL_GPIO_Init>

}
 8000ba0:	b020      	add	sp, #128	; 0x80
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40012c00 	.word	0x40012c00
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	40012c18 	.word	0x40012c18

08000bb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000bb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bb8:	f7ff ff26 	bl	8000a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bbc:	480c      	ldr	r0, [pc, #48]	; (8000bf0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bbe:	490d      	ldr	r1, [pc, #52]	; (8000bf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc0:	4a0d      	ldr	r2, [pc, #52]	; (8000bf8 <LoopForever+0xe>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc4:	e002      	b.n	8000bcc <LoopCopyDataInit>

08000bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bca:	3304      	adds	r3, #4

08000bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd0:	d3f9      	bcc.n	8000bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd2:	4a0a      	ldr	r2, [pc, #40]	; (8000bfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bd4:	4c0a      	ldr	r4, [pc, #40]	; (8000c00 <LoopForever+0x16>)
  movs r3, #0
 8000bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd8:	e001      	b.n	8000bde <LoopFillZerobss>

08000bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bdc:	3204      	adds	r2, #4

08000bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be0:	d3fb      	bcc.n	8000bda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000be2:	f000 fc03 	bl	80013ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000be6:	f7ff fc7d 	bl	80004e4 <main>

08000bea <LoopForever>:

LoopForever:
    b LoopForever
 8000bea:	e7fe      	b.n	8000bea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bec:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000bf8:	08001530 	.word	0x08001530
  ldr r2, =_sbss
 8000bfc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000c00:	20000044 	.word	0x20000044

08000c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c04:	e7fe      	b.n	8000c04 <ADC1_2_IRQHandler>
	...

08000c08 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000c08:	b470      	push	{r4, r5, r6}
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000c0a:	7a03      	ldrb	r3, [r0, #8]
 8000c0c:	b1c3      	cbz	r3, 8000c40 <LL_EXTI_Init+0x38>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000c0e:	6803      	ldr	r3, [r0, #0]
 8000c10:	bb63      	cbnz	r3, 8000c6c <LL_EXTI_Init+0x64>
            break;
          default:
            status |= 0x02u;
            break;
        }
      }
 8000c12:	2404      	movs	r4, #4
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8000c14:	6842      	ldr	r2, [r0, #4]
 8000c16:	b332      	cbz	r2, 8000c66 <LL_EXTI_Init+0x5e>
    {
      switch (EXTI_InitStruct->Mode)
 8000c18:	7a41      	ldrb	r1, [r0, #9]
 8000c1a:	2901      	cmp	r1, #1
 8000c1c:	d069      	beq.n	8000cf2 <LL_EXTI_Init+0xea>
 8000c1e:	2902      	cmp	r1, #2
 8000c20:	d047      	beq.n	8000cb2 <LL_EXTI_Init+0xaa>
 8000c22:	2900      	cmp	r1, #0
 8000c24:	d039      	beq.n	8000c9a <LL_EXTI_Init+0x92>
 8000c26:	4623      	mov	r3, r4
          break;
        default:
          status |= 0x04u;
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000c28:	7a81      	ldrb	r1, [r0, #10]
 8000c2a:	b1e1      	cbz	r1, 8000c66 <LL_EXTI_Init+0x5e>
      {
        switch (EXTI_InitStruct->Trigger)
 8000c2c:	2902      	cmp	r1, #2
 8000c2e:	f000 8091 	beq.w	8000d54 <LL_EXTI_Init+0x14c>
 8000c32:	2903      	cmp	r1, #3
 8000c34:	f000 8086 	beq.w	8000d44 <LL_EXTI_Init+0x13c>
 8000c38:	2901      	cmp	r1, #1
 8000c3a:	d07a      	beq.n	8000d32 <LL_EXTI_Init+0x12a>
 8000c3c:	2301      	movs	r3, #1
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
  }

  return status;
 8000c3e:	e012      	b.n	8000c66 <LL_EXTI_Init+0x5e>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8000c40:	4a50      	ldr	r2, [pc, #320]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000c42:	6805      	ldr	r5, [r0, #0]
 8000c44:	6814      	ldr	r4, [r2, #0]
 8000c46:	ea24 0405 	bic.w	r4, r4, r5
 8000c4a:	6014      	str	r4, [r2, #0]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000c4c:	6851      	ldr	r1, [r2, #4]
 8000c4e:	ea21 0105 	bic.w	r1, r1, r5
 8000c52:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000c54:	6844      	ldr	r4, [r0, #4]
 8000c56:	6a10      	ldr	r0, [r2, #32]
 8000c58:	ea20 0004 	bic.w	r0, r0, r4
 8000c5c:	6210      	str	r0, [r2, #32]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000c5e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8000c60:	ea21 0104 	bic.w	r1, r1, r4
 8000c64:	6251      	str	r1, [r2, #36]	; 0x24
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	bc70      	pop	{r4, r5, r6}
 8000c6a:	4770      	bx	lr
      switch (EXTI_InitStruct->Mode)
 8000c6c:	7a42      	ldrb	r2, [r0, #9]
 8000c6e:	2a01      	cmp	r2, #1
 8000c70:	d048      	beq.n	8000d04 <LL_EXTI_Init+0xfc>
 8000c72:	2a02      	cmp	r2, #2
 8000c74:	d025      	beq.n	8000cc2 <LL_EXTI_Init+0xba>
 8000c76:	2a00      	cmp	r2, #0
 8000c78:	d02e      	beq.n	8000cd8 <LL_EXTI_Init+0xd0>
 8000c7a:	2607      	movs	r6, #7
 8000c7c:	2405      	movs	r4, #5
 8000c7e:	2203      	movs	r2, #3
 8000c80:	2501      	movs	r5, #1
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000c82:	7a81      	ldrb	r1, [r0, #10]
 8000c84:	2900      	cmp	r1, #0
 8000c86:	d052      	beq.n	8000d2e <LL_EXTI_Init+0x126>
        switch (EXTI_InitStruct->Trigger)
 8000c88:	2902      	cmp	r1, #2
 8000c8a:	d048      	beq.n	8000d1e <LL_EXTI_Init+0x116>
 8000c8c:	2903      	cmp	r1, #3
 8000c8e:	d074      	beq.n	8000d7a <LL_EXTI_Init+0x172>
 8000c90:	2901      	cmp	r1, #1
 8000c92:	d068      	beq.n	8000d66 <LL_EXTI_Init+0x15e>
 8000c94:	4634      	mov	r4, r6
 8000c96:	4613      	mov	r3, r2
 8000c98:	e7bc      	b.n	8000c14 <LL_EXTI_Init+0xc>
 8000c9a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8000c9e:	f501 3182 	add.w	r1, r1, #66560	; 0x10400
 8000ca2:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8000ca4:	ea24 0402 	bic.w	r4, r4, r2
 8000ca8:	624c      	str	r4, [r1, #36]	; 0x24
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000caa:	6a0c      	ldr	r4, [r1, #32]
 8000cac:	4314      	orrs	r4, r2
 8000cae:	620c      	str	r4, [r1, #32]
}
 8000cb0:	e7ba      	b.n	8000c28 <LL_EXTI_Init+0x20>
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000cb2:	4934      	ldr	r1, [pc, #208]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000cb4:	6a0c      	ldr	r4, [r1, #32]
 8000cb6:	4314      	orrs	r4, r2
 8000cb8:	620c      	str	r4, [r1, #32]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000cba:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8000cbc:	4314      	orrs	r4, r2
 8000cbe:	624c      	str	r4, [r1, #36]	; 0x24
}
 8000cc0:	e7b2      	b.n	8000c28 <LL_EXTI_Init+0x20>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000cc2:	4930      	ldr	r1, [pc, #192]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000cc4:	680c      	ldr	r4, [r1, #0]
 8000cc6:	431c      	orrs	r4, r3
 8000cc8:	600c      	str	r4, [r1, #0]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000cca:	684c      	ldr	r4, [r1, #4]
 8000ccc:	431c      	orrs	r4, r3
 8000cce:	604c      	str	r4, [r1, #4]
}
 8000cd0:	2606      	movs	r6, #6
 8000cd2:	2404      	movs	r4, #4
  uint32_t status = 0x00u;
 8000cd4:	2500      	movs	r5, #0
 8000cd6:	e7d4      	b.n	8000c82 <LL_EXTI_Init+0x7a>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000cd8:	492a      	ldr	r1, [pc, #168]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000cda:	684c      	ldr	r4, [r1, #4]
 8000cdc:	ea24 0403 	bic.w	r4, r4, r3
 8000ce0:	604c      	str	r4, [r1, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000ce2:	680c      	ldr	r4, [r1, #0]
 8000ce4:	431c      	orrs	r4, r3
 8000ce6:	4615      	mov	r5, r2
 8000ce8:	600c      	str	r4, [r1, #0]
}
 8000cea:	2606      	movs	r6, #6
 8000cec:	2404      	movs	r4, #4
 8000cee:	2202      	movs	r2, #2
 8000cf0:	e7c7      	b.n	8000c82 <LL_EXTI_Init+0x7a>
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000cf2:	4924      	ldr	r1, [pc, #144]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000cf4:	6a0c      	ldr	r4, [r1, #32]
 8000cf6:	ea24 0402 	bic.w	r4, r4, r2
 8000cfa:	620c      	str	r4, [r1, #32]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000cfc:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8000cfe:	4314      	orrs	r4, r2
 8000d00:	624c      	str	r4, [r1, #36]	; 0x24
}
 8000d02:	e791      	b.n	8000c28 <LL_EXTI_Init+0x20>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8000d04:	4a1f      	ldr	r2, [pc, #124]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d06:	6811      	ldr	r1, [r2, #0]
 8000d08:	ea21 0103 	bic.w	r1, r1, r3
 8000d0c:	6011      	str	r1, [r2, #0]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000d0e:	6851      	ldr	r1, [r2, #4]
 8000d10:	4319      	orrs	r1, r3
 8000d12:	6051      	str	r1, [r2, #4]
}
 8000d14:	2606      	movs	r6, #6
 8000d16:	2404      	movs	r4, #4
 8000d18:	2202      	movs	r2, #2
 8000d1a:	2500      	movs	r5, #0
 8000d1c:	e7b1      	b.n	8000c82 <LL_EXTI_Init+0x7a>
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000d1e:	4a19      	ldr	r2, [pc, #100]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d20:	6891      	ldr	r1, [r2, #8]
 8000d22:	ea21 0103 	bic.w	r1, r1, r3
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000d26:	6091      	str	r1, [r2, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000d28:	68d1      	ldr	r1, [r2, #12]
 8000d2a:	430b      	orrs	r3, r1
 8000d2c:	60d3      	str	r3, [r2, #12]
}
 8000d2e:	462b      	mov	r3, r5
 8000d30:	e770      	b.n	8000c14 <LL_EXTI_Init+0xc>
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8000d32:	4914      	ldr	r1, [pc, #80]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d34:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8000d36:	ea20 0002 	bic.w	r0, r0, r2
 8000d3a:	62c8      	str	r0, [r1, #44]	; 0x2c
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000d3c:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8000d3e:	4302      	orrs	r2, r0
 8000d40:	628a      	str	r2, [r1, #40]	; 0x28
}
 8000d42:	e790      	b.n	8000c66 <LL_EXTI_Init+0x5e>
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000d44:	490f      	ldr	r1, [pc, #60]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d46:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8000d48:	4310      	orrs	r0, r2
 8000d4a:	6288      	str	r0, [r1, #40]	; 0x28
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000d4c:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8000d4e:	4302      	orrs	r2, r0
 8000d50:	62ca      	str	r2, [r1, #44]	; 0x2c
}
 8000d52:	e788      	b.n	8000c66 <LL_EXTI_Init+0x5e>
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000d54:	490b      	ldr	r1, [pc, #44]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d56:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8000d58:	ea20 0002 	bic.w	r0, r0, r2
 8000d5c:	6288      	str	r0, [r1, #40]	; 0x28
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000d5e:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8000d60:	4302      	orrs	r2, r0
 8000d62:	62ca      	str	r2, [r1, #44]	; 0x2c
}
 8000d64:	e77f      	b.n	8000c66 <LL_EXTI_Init+0x5e>
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8000d66:	4a07      	ldr	r2, [pc, #28]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d68:	68d1      	ldr	r1, [r2, #12]
 8000d6a:	ea21 0103 	bic.w	r1, r1, r3
 8000d6e:	60d1      	str	r1, [r2, #12]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000d70:	6891      	ldr	r1, [r2, #8]
 8000d72:	430b      	orrs	r3, r1
 8000d74:	6093      	str	r3, [r2, #8]
}
 8000d76:	462b      	mov	r3, r5
 8000d78:	e74c      	b.n	8000c14 <LL_EXTI_Init+0xc>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000d7a:	4a02      	ldr	r2, [pc, #8]	; (8000d84 <LL_EXTI_Init+0x17c>)
 8000d7c:	6891      	ldr	r1, [r2, #8]
 8000d7e:	4319      	orrs	r1, r3
 8000d80:	e7d1      	b.n	8000d26 <LL_EXTI_Init+0x11e>
 8000d82:	bf00      	nop
 8000d84:	40010400 	.word	0x40010400

08000d88 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000d8c:	680d      	ldr	r5, [r1, #0]
 8000d8e:	fa95 f2a5 	rbit	r2, r5
  return __builtin_clz(value);
 8000d92:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000d96:	fa35 f302 	lsrs.w	r3, r5, r2
 8000d9a:	f000 8089 	beq.w	8000eb0 <LL_GPIO_Init+0x128>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000d9e:	2601      	movs	r6, #1
 8000da0:	f04f 0c03 	mov.w	ip, #3
 8000da4:	f04f 080f 	mov.w	r8, #15
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000da8:	ea6f 0e05 	mvn.w	lr, r5
 8000dac:	e038      	b.n	8000e20 <LL_GPIO_Init+0x98>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000dae:	f8d1 9010 	ldr.w	r9, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000db2:	f8d0 a00c 	ldr.w	sl, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8000dba:	b137      	cbz	r7, 8000dca <LL_GPIO_Init+0x42>
  return __builtin_clz(value);
 8000dbc:	fab7 f787 	clz	r7, r7
 8000dc0:	007f      	lsls	r7, r7, #1
 8000dc2:	fa0c f707 	lsl.w	r7, ip, r7
 8000dc6:	ea2a 0a07 	bic.w	sl, sl, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dca:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8000dce:	2f00      	cmp	r7, #0
 8000dd0:	d073      	beq.n	8000eba <LL_GPIO_Init+0x132>
  return __builtin_clz(value);
 8000dd2:	fab7 f787 	clz	r7, r7
 8000dd6:	007f      	lsls	r7, r7, #1
 8000dd8:	fa09 f707 	lsl.w	r7, r9, r7
 8000ddc:	ea47 070a 	orr.w	r7, r7, sl

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000de0:	2c02      	cmp	r4, #2
 8000de2:	60c7      	str	r7, [r0, #12]
 8000de4:	d048      	beq.n	8000e78 <LL_GPIO_Init+0xf0>
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000de6:	6807      	ldr	r7, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	fa93 f9a3 	rbit	r9, r3
  if (value == 0U)
 8000dec:	f1b9 0f00 	cmp.w	r9, #0
 8000df0:	d007      	beq.n	8000e02 <LL_GPIO_Init+0x7a>
  return __builtin_clz(value);
 8000df2:	fab9 f989 	clz	r9, r9
 8000df6:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8000dfa:	fa0c f909 	lsl.w	r9, ip, r9
 8000dfe:	ea27 0709 	bic.w	r7, r7, r9
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e02:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d055      	beq.n	8000eb6 <LL_GPIO_Init+0x12e>
  return __builtin_clz(value);
 8000e0a:	fab3 f383 	clz	r3, r3
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	fa04 f303 	lsl.w	r3, r4, r3
 8000e14:	433b      	orrs	r3, r7
 8000e16:	6003      	str	r3, [r0, #0]
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 8000e18:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000e1a:	fa35 f302 	lsrs.w	r3, r5, r2
 8000e1e:	d047      	beq.n	8000eb0 <LL_GPIO_Init+0x128>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000e20:	fa06 f302 	lsl.w	r3, r6, r2
    if (currentpin != 0x00u)
 8000e24:	402b      	ands	r3, r5
 8000e26:	d0f7      	beq.n	8000e18 <LL_GPIO_Init+0x90>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e28:	684c      	ldr	r4, [r1, #4]
 8000e2a:	1e67      	subs	r7, r4, #1
 8000e2c:	2f01      	cmp	r7, #1
 8000e2e:	d8be      	bhi.n	8000dae <LL_GPIO_Init+0x26>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000e30:	f8d1 9008 	ldr.w	r9, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8000e34:	f8d0 a008 	ldr.w	sl, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e38:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8000e3c:	b137      	cbz	r7, 8000e4c <LL_GPIO_Init+0xc4>
  return __builtin_clz(value);
 8000e3e:	fab7 f787 	clz	r7, r7
 8000e42:	007f      	lsls	r7, r7, #1
 8000e44:	fa0c f707 	lsl.w	r7, ip, r7
 8000e48:	ea2a 0a07 	bic.w	sl, sl, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e4c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8000e50:	2f00      	cmp	r7, #0
 8000e52:	d050      	beq.n	8000ef6 <LL_GPIO_Init+0x16e>
  return __builtin_clz(value);
 8000e54:	fab7 f787 	clz	r7, r7
 8000e58:	007f      	lsls	r7, r7, #1
 8000e5a:	fa09 f707 	lsl.w	r7, r9, r7
 8000e5e:	ea47 070a 	orr.w	r7, r7, sl
 8000e62:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000e64:	6847      	ldr	r7, [r0, #4]
 8000e66:	ea0e 0907 	and.w	r9, lr, r7
 8000e6a:	68cf      	ldr	r7, [r1, #12]
 8000e6c:	fb07 f705 	mul.w	r7, r7, r5
 8000e70:	ea49 0707 	orr.w	r7, r9, r7
 8000e74:	6047      	str	r7, [r0, #4]
}
 8000e76:	e79a      	b.n	8000dae <LL_GPIO_Init+0x26>
        if (currentpin < LL_GPIO_PIN_8)
 8000e78:	2bff      	cmp	r3, #255	; 0xff
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e7a:	f8d1 9014 	ldr.w	r9, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 8000e7e:	d81e      	bhi.n	8000ebe <LL_GPIO_Init+0x136>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8000e80:	f8d0 a020 	ldr.w	sl, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e84:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8000e88:	b137      	cbz	r7, 8000e98 <LL_GPIO_Init+0x110>
  return __builtin_clz(value);
 8000e8a:	fab7 f787 	clz	r7, r7
 8000e8e:	00bf      	lsls	r7, r7, #2
 8000e90:	fa08 f707 	lsl.w	r7, r8, r7
 8000e94:	ea2a 0a07 	bic.w	sl, sl, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e98:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8000e9c:	b37f      	cbz	r7, 8000efe <LL_GPIO_Init+0x176>
  return __builtin_clz(value);
 8000e9e:	fab7 f787 	clz	r7, r7
 8000ea2:	00bf      	lsls	r7, r7, #2
 8000ea4:	fa09 f707 	lsl.w	r7, r9, r7
 8000ea8:	ea47 070a 	orr.w	r7, r7, sl
 8000eac:	6207      	str	r7, [r0, #32]
}
 8000eae:	e79a      	b.n	8000de6 <LL_GPIO_Init+0x5e>
  }

  return (SUCCESS);
}
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000eb6:	2340      	movs	r3, #64	; 0x40
 8000eb8:	e7aa      	b.n	8000e10 <LL_GPIO_Init+0x88>
 8000eba:	2740      	movs	r7, #64	; 0x40
 8000ebc:	e78c      	b.n	8000dd8 <LL_GPIO_Init+0x50>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000ebe:	f8d0 a024 	ldr.w	sl, [r0, #36]	; 0x24
 8000ec2:	0a1f      	lsrs	r7, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec4:	fa97 fba7 	rbit	fp, r7
  if (value == 0U)
 8000ec8:	f1bb 0f00 	cmp.w	fp, #0
 8000ecc:	d007      	beq.n	8000ede <LL_GPIO_Init+0x156>
  return __builtin_clz(value);
 8000ece:	fabb fb8b 	clz	fp, fp
 8000ed2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000ed6:	fa08 fb0b 	lsl.w	fp, r8, fp
 8000eda:	ea2a 0a0b 	bic.w	sl, sl, fp
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ede:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 8000ee2:	b157      	cbz	r7, 8000efa <LL_GPIO_Init+0x172>
  return __builtin_clz(value);
 8000ee4:	fab7 f787 	clz	r7, r7
 8000ee8:	00bf      	lsls	r7, r7, #2
 8000eea:	fa09 f707 	lsl.w	r7, r9, r7
 8000eee:	ea47 070a 	orr.w	r7, r7, sl
 8000ef2:	6247      	str	r7, [r0, #36]	; 0x24
}
 8000ef4:	e777      	b.n	8000de6 <LL_GPIO_Init+0x5e>
 8000ef6:	2740      	movs	r7, #64	; 0x40
 8000ef8:	e7af      	b.n	8000e5a <LL_GPIO_Init+0xd2>
 8000efa:	2780      	movs	r7, #128	; 0x80
 8000efc:	e7f5      	b.n	8000eea <LL_GPIO_Init+0x162>
 8000efe:	2780      	movs	r7, #128	; 0x80
 8000f00:	e7d0      	b.n	8000ea4 <LL_GPIO_Init+0x11c>
 8000f02:	bf00      	nop

08000f04 <LL_SPI_Init>:
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8000f04:	6803      	ldr	r3, [r0, #0]
 8000f06:	065b      	lsls	r3, r3, #25
 8000f08:	d42d      	bmi.n	8000f66 <LL_SPI_Init+0x62>
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8000f0a:	b470      	push	{r4, r5, r6}
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8000f0c:	e9d1 3600 	ldrd	r3, r6, [r1]
 8000f10:	e9d1 5403 	ldrd	r5, r4, [r1, #12]
 8000f14:	4333      	orrs	r3, r6
 8000f16:	694a      	ldr	r2, [r1, #20]
 8000f18:	432b      	orrs	r3, r5
 8000f1a:	e9d1 5606 	ldrd	r5, r6, [r1, #24]
 8000f1e:	4323      	orrs	r3, r4
 8000f20:	4313      	orrs	r3, r2
 8000f22:	6804      	ldr	r4, [r0, #0]
 8000f24:	432b      	orrs	r3, r5
 8000f26:	6a0d      	ldr	r5, [r1, #32]
 8000f28:	4333      	orrs	r3, r6
 8000f2a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8000f2e:	f024 04bf 	bic.w	r4, r4, #191	; 0xbf
 8000f32:	432b      	orrs	r3, r5
 8000f34:	4323      	orrs	r3, r4
 8000f36:	6003      	str	r3, [r0, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8000f38:	6843      	ldr	r3, [r0, #4]
 8000f3a:	688c      	ldr	r4, [r1, #8]
 8000f3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f40:	f023 0304 	bic.w	r3, r3, #4
 8000f44:	ea44 4212 	orr.w	r2, r4, r2, lsr #16
 8000f48:	431a      	orrs	r2, r3
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8000f4a:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
    MODIFY_REG(SPIx->CR2,
 8000f4e:	6042      	str	r2, [r0, #4]
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8000f50:	d203      	bcs.n	8000f5a <LL_SPI_Init+0x56>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8000f52:	6843      	ldr	r3, [r0, #4]
 8000f54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f58:	6043      	str	r3, [r0, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8000f5a:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 8000f5e:	d004      	beq.n	8000f6a <LL_SPI_Init+0x66>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 8000f60:	2000      	movs	r0, #0
  }

  return status;
}
 8000f62:	bc70      	pop	{r4, r5, r6}
 8000f64:	4770      	bx	lr
  ErrorStatus status = ERROR;
 8000f66:	2001      	movs	r0, #1
}
 8000f68:	4770      	bx	lr
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8000f6a:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
 8000f6c:	6103      	str	r3, [r0, #16]
 8000f6e:	bc70      	pop	{r4, r5, r6}
    status = SUCCESS;
 8000f70:	2000      	movs	r0, #0
}
 8000f72:	4770      	bx	lr

08000f74 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f74:	4a28      	ldr	r2, [pc, #160]	; (8001018 <LL_TIM_Init+0xa4>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8000f76:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f78:	4290      	cmp	r0, r2
{
 8000f7a:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f7c:	d038      	beq.n	8000ff0 <LL_TIM_Init+0x7c>
 8000f7e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f82:	d021      	beq.n	8000fc8 <LL_TIM_Init+0x54>
 8000f84:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000f88:	4290      	cmp	r0, r2
 8000f8a:	d01d      	beq.n	8000fc8 <LL_TIM_Init+0x54>
 8000f8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f90:	4290      	cmp	r0, r2
 8000f92:	d019      	beq.n	8000fc8 <LL_TIM_Init+0x54>
 8000f94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f98:	4290      	cmp	r0, r2
 8000f9a:	d015      	beq.n	8000fc8 <LL_TIM_Init+0x54>
 8000f9c:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8000fa0:	4290      	cmp	r0, r2
 8000fa2:	d025      	beq.n	8000ff0 <LL_TIM_Init+0x7c>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000fa4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8000fa8:	4290      	cmp	r0, r2
 8000faa:	d031      	beq.n	8001010 <LL_TIM_Init+0x9c>
 8000fac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fb0:	4290      	cmp	r0, r2
 8000fb2:	d02d      	beq.n	8001010 <LL_TIM_Init+0x9c>
 8000fb4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fb8:	4290      	cmp	r0, r2
 8000fba:	d029      	beq.n	8001010 <LL_TIM_Init+0x9c>

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8000fbc:	688c      	ldr	r4, [r1, #8]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000fbe:	880a      	ldrh	r2, [r1, #0]
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000fc0:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000fc2:	62c4      	str	r4, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8000fc4:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000fc6:	e00c      	b.n	8000fe2 <LL_TIM_Init+0x6e>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000fc8:	684a      	ldr	r2, [r1, #4]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8000fca:	e9d1 4502 	ldrd	r4, r5, [r1, #8]
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fd2:	4313      	orrs	r3, r2
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000fd8:	880a      	ldrh	r2, [r1, #0]
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000fda:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000fdc:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000fde:	62c4      	str	r4, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8000fe0:	6282      	str	r2, [r0, #40]	; 0x28
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000fe2:	6943      	ldr	r3, [r0, #20]
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8000fea:	bc30      	pop	{r4, r5}
 8000fec:	2000      	movs	r0, #0
 8000fee:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000ff0:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000ff2:	68cc      	ldr	r4, [r1, #12]
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000ff4:	880a      	ldrh	r2, [r1, #0]
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ffa:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000ffc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001000:	4323      	orrs	r3, r4
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001002:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001004:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001006:	62c3      	str	r3, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8001008:	6282      	str	r2, [r0, #40]	; 0x28
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800100a:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800100c:	6303      	str	r3, [r0, #48]	; 0x30
}
 800100e:	e7e8      	b.n	8000fe2 <LL_TIM_Init+0x6e>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001010:	68cc      	ldr	r4, [r1, #12]
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001012:	880a      	ldrh	r2, [r1, #0]
 8001014:	e7f2      	b.n	8000ffc <LL_TIM_Init+0x88>
 8001016:	bf00      	nop
 8001018:	40012c00 	.word	0x40012c00

0800101c <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 800101c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
{
 8001020:	b4f0      	push	{r4, r5, r6, r7}
  switch (Channel)
 8001022:	f000 811a 	beq.w	800125a <LL_TIM_OC_Init+0x23e>
 8001026:	d84f      	bhi.n	80010c8 <LL_TIM_OC_Init+0xac>
 8001028:	2910      	cmp	r1, #16
 800102a:	f000 8153 	beq.w	80012d4 <LL_TIM_OC_Init+0x2b8>
 800102e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001032:	f040 808a 	bne.w	800114a <LL_TIM_OC_Init+0x12e>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001036:	6a04      	ldr	r4, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001038:	f8d2 c010 	ldr.w	ip, [r2, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800103c:	4da4      	ldr	r5, [pc, #656]	; (80012d0 <LL_TIM_OC_Init+0x2b4>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800103e:	f424 7480 	bic.w	r4, r4, #256	; 0x100
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001042:	e9d2 6700 	ldrd	r6, r7, [r2]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001046:	6204      	str	r4, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001048:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800104a:	6844      	ldr	r4, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800104c:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800104e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001052:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001056:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800105a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800105e:	f021 0173 	bic.w	r1, r1, #115	; 0x73
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001062:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001064:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001068:	ea41 0106 	orr.w	r1, r1, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800106c:	d00f      	beq.n	800108e <LL_TIM_OC_Init+0x72>
 800106e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001072:	42a8      	cmp	r0, r5
 8001074:	d00b      	beq.n	800108e <LL_TIM_OC_Init+0x72>
 8001076:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800107a:	42a8      	cmp	r0, r5
 800107c:	d007      	beq.n	800108e <LL_TIM_OC_Init+0x72>
 800107e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001082:	42a8      	cmp	r0, r5
 8001084:	d003      	beq.n	800108e <LL_TIM_OC_Init+0x72>
 8001086:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800108a:	42a8      	cmp	r0, r5
 800108c:	d113      	bne.n	80010b6 <LL_TIM_OC_Init+0x9a>

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800108e:	e9d2 6705 	ldrd	r6, r7, [r2, #20]
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001092:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001096:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800109a:	ea43 2386 	orr.w	r3, r3, r6, lsl #10

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800109e:	69d5      	ldr	r5, [r2, #28]
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80010a0:	6896      	ldr	r6, [r2, #8]
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80010a2:	ea44 1407 	orr.w	r4, r4, r7, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80010a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80010aa:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80010ae:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80010b2:	ea44 1445 	orr.w	r4, r4, r5, lsl #5

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80010b6:	68d5      	ldr	r5, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80010b8:	6044      	str	r4, [r0, #4]
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80010ba:	2200      	movs	r2, #0
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80010bc:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80010be:	63c5      	str	r5, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80010c0:	6203      	str	r3, [r0, #32]
}
 80010c2:	bcf0      	pop	{r4, r5, r6, r7}
 80010c4:	4610      	mov	r0, r2
 80010c6:	4770      	bx	lr
  switch (Channel)
 80010c8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80010cc:	f000 808b 	beq.w	80011e6 <LL_TIM_OC_Init+0x1ca>
 80010d0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80010d4:	f040 8083 	bne.w	80011de <LL_TIM_OC_Init+0x1c2>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80010d8:	6a04      	ldr	r4, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80010da:	6917      	ldr	r7, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80010dc:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80010e0:	e9d2 5600 	ldrd	r5, r6, [r2]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80010e4:	6204      	str	r4, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80010e6:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80010e8:	6d41      	ldr	r1, [r0, #84]	; 0x54

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80010ea:	4c79      	ldr	r4, [pc, #484]	; (80012d0 <LL_TIM_OC_Init+0x2b4>)
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80010ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80010f0:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80010f4:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80010f8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80010fc:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001100:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001102:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001106:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800110a:	d00f      	beq.n	800112c <LL_TIM_OC_Init+0x110>
 800110c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8001110:	42a0      	cmp	r0, r4
 8001112:	d00b      	beq.n	800112c <LL_TIM_OC_Init+0x110>
 8001114:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8001118:	42a0      	cmp	r0, r4
 800111a:	d007      	beq.n	800112c <LL_TIM_OC_Init+0x110>
 800111c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001120:	42a0      	cmp	r0, r4
 8001122:	d003      	beq.n	800112c <LL_TIM_OC_Init+0x110>
 8001124:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001128:	42a0      	cmp	r0, r4
 800112a:	d106      	bne.n	800113a <LL_TIM_OC_Init+0x11e>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800112c:	6844      	ldr	r4, [r0, #4]
 800112e:	6995      	ldr	r5, [r2, #24]
 8001130:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8001134:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8001138:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800113a:	68d4      	ldr	r4, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800113c:	6541      	str	r1, [r0, #84]	; 0x54
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800113e:	2200      	movs	r2, #0
  WRITE_REG(TIMx->CCR6, CompareValue);
 8001140:	65c4      	str	r4, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001142:	6203      	str	r3, [r0, #32]
}
 8001144:	bcf0      	pop	{r4, r5, r6, r7}
 8001146:	4610      	mov	r0, r2
 8001148:	4770      	bx	lr
  switch (Channel)
 800114a:	2901      	cmp	r1, #1
 800114c:	d147      	bne.n	80011de <LL_TIM_OC_Init+0x1c2>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800114e:	6a04      	ldr	r4, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001150:	f8d2 c010 	ldr.w	ip, [r2, #16]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001154:	4d5e      	ldr	r5, [pc, #376]	; (80012d0 <LL_TIM_OC_Init+0x2b4>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001156:	f024 0401 	bic.w	r4, r4, #1
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800115a:	e9d2 6700 	ldrd	r6, r7, [r2]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800115e:	6204      	str	r4, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001160:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001162:	6844      	ldr	r4, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001164:	6981      	ldr	r1, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001166:	f023 0302 	bic.w	r3, r3, #2
 800116a:	ea43 030c 	orr.w	r3, r3, ip
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800116e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001172:	f023 0301 	bic.w	r3, r3, #1
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001176:	f021 0173 	bic.w	r1, r1, #115	; 0x73
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800117a:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800117c:	ea43 0307 	orr.w	r3, r3, r7
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001180:	ea41 0106 	orr.w	r1, r1, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001184:	d00f      	beq.n	80011a6 <LL_TIM_OC_Init+0x18a>
 8001186:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800118a:	42a8      	cmp	r0, r5
 800118c:	d00b      	beq.n	80011a6 <LL_TIM_OC_Init+0x18a>
 800118e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001192:	42a8      	cmp	r0, r5
 8001194:	d007      	beq.n	80011a6 <LL_TIM_OC_Init+0x18a>
 8001196:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800119a:	42a8      	cmp	r0, r5
 800119c:	d003      	beq.n	80011a6 <LL_TIM_OC_Init+0x18a>
 800119e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011a2:	42a8      	cmp	r0, r5
 80011a4:	d112      	bne.n	80011cc <LL_TIM_OC_Init+0x1b0>
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80011a6:	e9d2 6705 	ldrd	r6, r7, [r2, #20]
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80011aa:	f023 0308 	bic.w	r3, r3, #8
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80011ae:	f424 7480 	bic.w	r4, r4, #256	; 0x100
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80011b2:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80011b6:	69d5      	ldr	r5, [r2, #28]
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80011b8:	6896      	ldr	r6, [r2, #8]
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80011ba:	433c      	orrs	r4, r7
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80011bc:	f023 0304 	bic.w	r3, r3, #4
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80011c0:	f424 7400 	bic.w	r4, r4, #512	; 0x200
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80011c4:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80011c8:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80011cc:	68d5      	ldr	r5, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80011ce:	6044      	str	r4, [r0, #4]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80011d0:	2200      	movs	r2, #0
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80011d2:	6181      	str	r1, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80011d4:	6345      	str	r5, [r0, #52]	; 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80011d6:	6203      	str	r3, [r0, #32]
}
 80011d8:	bcf0      	pop	{r4, r5, r6, r7}
 80011da:	4610      	mov	r0, r2
 80011dc:	4770      	bx	lr
  switch (Channel)
 80011de:	2201      	movs	r2, #1
}
 80011e0:	4610      	mov	r0, r2
 80011e2:	bcf0      	pop	{r4, r5, r6, r7}
 80011e4:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80011e6:	6a04      	ldr	r4, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80011e8:	6917      	ldr	r7, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80011ea:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80011ee:	e9d2 5600 	ldrd	r5, r6, [r2]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80011f2:	6204      	str	r4, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80011f4:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80011f6:	6d41      	ldr	r1, [r0, #84]	; 0x54
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80011f8:	4c35      	ldr	r4, [pc, #212]	; (80012d0 <LL_TIM_OC_Init+0x2b4>)
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80011fa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80011fe:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001202:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001206:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800120a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800120e:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001210:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001214:	ea41 0105 	orr.w	r1, r1, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001218:	d00f      	beq.n	800123a <LL_TIM_OC_Init+0x21e>
 800121a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800121e:	42a0      	cmp	r0, r4
 8001220:	d00b      	beq.n	800123a <LL_TIM_OC_Init+0x21e>
 8001222:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8001226:	42a0      	cmp	r0, r4
 8001228:	d007      	beq.n	800123a <LL_TIM_OC_Init+0x21e>
 800122a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800122e:	42a0      	cmp	r0, r4
 8001230:	d003      	beq.n	800123a <LL_TIM_OC_Init+0x21e>
 8001232:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001236:	42a0      	cmp	r0, r4
 8001238:	d106      	bne.n	8001248 <LL_TIM_OC_Init+0x22c>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800123a:	6844      	ldr	r4, [r0, #4]
 800123c:	6995      	ldr	r5, [r2, #24]
 800123e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001242:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8001246:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001248:	6541      	str	r1, [r0, #84]	; 0x54
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800124a:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800124c:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800124e:	6582      	str	r2, [r0, #88]	; 0x58
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8001250:	2200      	movs	r2, #0
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001252:	6203      	str	r3, [r0, #32]
}
 8001254:	bcf0      	pop	{r4, r5, r6, r7}
 8001256:	4610      	mov	r0, r2
 8001258:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800125a:	6a04      	ldr	r4, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800125c:	f8d2 c010 	ldr.w	ip, [r2, #16]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001260:	4d1b      	ldr	r5, [pc, #108]	; (80012d0 <LL_TIM_OC_Init+0x2b4>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001262:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001266:	e9d2 6700 	ldrd	r6, r7, [r2]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800126a:	6204      	str	r4, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800126c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800126e:	6844      	ldr	r4, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001270:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001272:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001276:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800127a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800127e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001282:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001286:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001288:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800128c:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001290:	d00f      	beq.n	80012b2 <LL_TIM_OC_Init+0x296>
 8001292:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001296:	42a8      	cmp	r0, r5
 8001298:	d00b      	beq.n	80012b2 <LL_TIM_OC_Init+0x296>
 800129a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800129e:	42a8      	cmp	r0, r5
 80012a0:	d007      	beq.n	80012b2 <LL_TIM_OC_Init+0x296>
 80012a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012a6:	42a8      	cmp	r0, r5
 80012a8:	d003      	beq.n	80012b2 <LL_TIM_OC_Init+0x296>
 80012aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012ae:	42a8      	cmp	r0, r5
 80012b0:	d104      	bne.n	80012bc <LL_TIM_OC_Init+0x2a0>
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80012b2:	6995      	ldr	r5, [r2, #24]
 80012b4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
 80012b8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80012bc:	68d5      	ldr	r5, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80012be:	6044      	str	r4, [r0, #4]
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80012c0:	2200      	movs	r2, #0
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80012c2:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80012c4:	6405      	str	r5, [r0, #64]	; 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80012c6:	6203      	str	r3, [r0, #32]
}
 80012c8:	bcf0      	pop	{r4, r5, r6, r7}
 80012ca:	4610      	mov	r0, r2
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40012c00 	.word	0x40012c00
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80012d4:	6a04      	ldr	r4, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80012d6:	f8d2 c010 	ldr.w	ip, [r2, #16]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80012da:	4d23      	ldr	r5, [pc, #140]	; (8001368 <LL_TIM_OC_Init+0x34c>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80012dc:	f024 0410 	bic.w	r4, r4, #16
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80012e0:	e9d2 6700 	ldrd	r6, r7, [r2]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80012e4:	6204      	str	r4, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80012e6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80012e8:	6844      	ldr	r4, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80012ea:	6981      	ldr	r1, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80012ec:	f023 0320 	bic.w	r3, r3, #32
 80012f0:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80012f4:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80012f8:	f023 0310 	bic.w	r3, r3, #16
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80012fc:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001300:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001302:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001306:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800130a:	d00f      	beq.n	800132c <LL_TIM_OC_Init+0x310>
 800130c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001310:	42a8      	cmp	r0, r5
 8001312:	d00b      	beq.n	800132c <LL_TIM_OC_Init+0x310>
 8001314:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001318:	42a8      	cmp	r0, r5
 800131a:	d007      	beq.n	800132c <LL_TIM_OC_Init+0x310>
 800131c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001320:	42a8      	cmp	r0, r5
 8001322:	d003      	beq.n	800132c <LL_TIM_OC_Init+0x310>
 8001324:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001328:	42a8      	cmp	r0, r5
 800132a:	d113      	bne.n	8001354 <LL_TIM_OC_Init+0x338>
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800132c:	e9d2 6705 	ldrd	r6, r7, [r2, #20]
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001330:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001334:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001338:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800133c:	69d5      	ldr	r5, [r2, #28]
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800133e:	6896      	ldr	r6, [r2, #8]
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001340:	ea44 0487 	orr.w	r4, r4, r7, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001344:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001348:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800134c:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001350:	ea44 04c5 	orr.w	r4, r4, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001354:	68d5      	ldr	r5, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001356:	6044      	str	r4, [r0, #4]
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001358:	2200      	movs	r2, #0
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800135a:	6181      	str	r1, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800135c:	6385      	str	r5, [r0, #56]	; 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800135e:	6203      	str	r3, [r0, #32]
}
 8001360:	bcf0      	pop	{r4, r5, r6, r7}
 8001362:	4610      	mov	r0, r2
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40012c00 	.word	0x40012c00

0800136c <LL_TIM_BDTR_Init>:
{
 800136c:	b430      	push	{r4, r5}
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800136e:	e9d1 4501 	ldrd	r4, r5, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8001372:	7b0a      	ldrb	r2, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8001374:	680b      	ldr	r3, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8001376:	432a      	orrs	r2, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8001378:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800137c:	4322      	orrs	r2, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 800137e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001382:	431a      	orrs	r2, r3
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8001384:	89cb      	ldrh	r3, [r1, #14]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001386:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8001388:	6a4c      	ldr	r4, [r1, #36]	; 0x24
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800138a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800138e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001390:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 8001394:	4a11      	ldr	r2, [pc, #68]	; (80013dc <LL_TIM_BDTR_Init+0x70>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001396:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8001398:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 800139c:	4290      	cmp	r0, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800139e:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 80013a2:	d007      	beq.n	80013b4 <LL_TIM_BDTR_Init+0x48>
 80013a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80013a8:	4290      	cmp	r0, r2
 80013aa:	d003      	beq.n	80013b4 <LL_TIM_BDTR_Init+0x48>
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80013ac:	6443      	str	r3, [r0, #68]	; 0x44
}
 80013ae:	bc30      	pop	{r4, r5}
 80013b0:	2000      	movs	r0, #0
 80013b2:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 80013b4:	694a      	ldr	r2, [r1, #20]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 80013b6:	6a0d      	ldr	r5, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 80013b8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80013bc:	4313      	orrs	r3, r2
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 80013be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 80013c2:	e9d1 4206 	ldrd	r4, r2, [r1, #24]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 80013c6:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 80013c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013cc:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 80013ce:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80013d2:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80013d4:	6443      	str	r3, [r0, #68]	; 0x44
}
 80013d6:	bc30      	pop	{r4, r5}
 80013d8:	2000      	movs	r0, #0
 80013da:	4770      	bx	lr
 80013dc:	40012c00 	.word	0x40012c00

080013e0 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80013e0:	4b01      	ldr	r3, [pc, #4]	; (80013e8 <LL_SetSystemCoreClock+0x8>)
 80013e2:	6018      	str	r0, [r3, #0]
}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000000 	.word	0x20000000

080013ec <__libc_init_array>:
 80013ec:	b570      	push	{r4, r5, r6, lr}
 80013ee:	4d0d      	ldr	r5, [pc, #52]	; (8001424 <__libc_init_array+0x38>)
 80013f0:	4c0d      	ldr	r4, [pc, #52]	; (8001428 <__libc_init_array+0x3c>)
 80013f2:	1b64      	subs	r4, r4, r5
 80013f4:	10a4      	asrs	r4, r4, #2
 80013f6:	2600      	movs	r6, #0
 80013f8:	42a6      	cmp	r6, r4
 80013fa:	d109      	bne.n	8001410 <__libc_init_array+0x24>
 80013fc:	4d0b      	ldr	r5, [pc, #44]	; (800142c <__libc_init_array+0x40>)
 80013fe:	4c0c      	ldr	r4, [pc, #48]	; (8001430 <__libc_init_array+0x44>)
 8001400:	f000 f820 	bl	8001444 <_init>
 8001404:	1b64      	subs	r4, r4, r5
 8001406:	10a4      	asrs	r4, r4, #2
 8001408:	2600      	movs	r6, #0
 800140a:	42a6      	cmp	r6, r4
 800140c:	d105      	bne.n	800141a <__libc_init_array+0x2e>
 800140e:	bd70      	pop	{r4, r5, r6, pc}
 8001410:	f855 3b04 	ldr.w	r3, [r5], #4
 8001414:	4798      	blx	r3
 8001416:	3601      	adds	r6, #1
 8001418:	e7ee      	b.n	80013f8 <__libc_init_array+0xc>
 800141a:	f855 3b04 	ldr.w	r3, [r5], #4
 800141e:	4798      	blx	r3
 8001420:	3601      	adds	r6, #1
 8001422:	e7f2      	b.n	800140a <__libc_init_array+0x1e>
 8001424:	08001528 	.word	0x08001528
 8001428:	08001528 	.word	0x08001528
 800142c:	08001528 	.word	0x08001528
 8001430:	0800152c 	.word	0x0800152c

08001434 <memset>:
 8001434:	4402      	add	r2, r0
 8001436:	4603      	mov	r3, r0
 8001438:	4293      	cmp	r3, r2
 800143a:	d100      	bne.n	800143e <memset+0xa>
 800143c:	4770      	bx	lr
 800143e:	f803 1b01 	strb.w	r1, [r3], #1
 8001442:	e7f9      	b.n	8001438 <memset+0x4>

08001444 <_init>:
 8001444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001446:	bf00      	nop
 8001448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800144a:	bc08      	pop	{r3}
 800144c:	469e      	mov	lr, r3
 800144e:	4770      	bx	lr

08001450 <_fini>:
 8001450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001452:	bf00      	nop
 8001454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001456:	bc08      	pop	{r3}
 8001458:	469e      	mov	lr, r3
 800145a:	4770      	bx	lr
