{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521807280395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521807280399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 16:14:40 2018 " "Processing started: Fri Mar 23 16:14:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521807280399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1521807280399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc clock -c clock " "Command: quartus_drc clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1521807280399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1521807281364 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1521807281506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1521807281506 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1521807281506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1521807281616 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:x1\|temp_10Hz " "Node  \"pll:x1\|temp_10Hz\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281705 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1521807281705 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i_reset " "Node  \"i_reset\"" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281707 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1521807281707 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 11 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 11 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:x1\|temp_10Hz " "Node  \"pll:x1\|temp_10Hz\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " pll:x1\|Equal1~6 " "Node  \"pll:x1\|Equal1~6\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " i_clk~inputCLKENA0 " "Node  \"i_clk~inputCLKENA0\"" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " i_reset~inputCLKENA0 " "Node  \"i_reset~inputCLKENA0\"" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|Equal13~0 " "Node  \"display:x2\|Equal13~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_sec\[15\]~0 " "Node  \"display:x2\|t_dec_sec\[15\]~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_min\[0\]~0 " "Node  \"display:x2\|t_min\[0\]~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|counter~0 " "Node  \"display:x2\|counter~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_min\[7\]~0 " "Node  \"display:x2\|t_dec_min\[7\]~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|counter~1 " "Node  \"display:x2\|counter~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""} { "Info" "IDRC_NODES_INFO" " pll:x1\|Equal0~6 " "Node  \"pll:x1\|Equal0~6\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281708 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521807281708 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_reset~inputCLKENA0 " "Node  \"i_reset~inputCLKENA0\"" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " pll:x1\|temp_10Hz " "Node  \"pll:x1\|temp_10Hz\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|Equal13~0 " "Node  \"display:x2\|Equal13~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " i_clk~inputCLKENA0 " "Node  \"i_clk~inputCLKENA0\"" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " pll:x1\|Equal1~6 " "Node  \"pll:x1\|Equal1~6\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_sec\[15\]~0 " "Node  \"display:x2\|t_dec_sec\[15\]~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " pll:x1\|Equal0~6 " "Node  \"pll:x1\|Equal0~6\"" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/clock_div.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_min\[0\]~0 " "Node  \"display:x2\|t_min\[0\]~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|counter~0 " "Node  \"display:x2\|counter~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_min\[7\]~0 " "Node  \"display:x2\|t_dec_min\[7\]~0\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|counter~1 " "Node  \"display:x2\|counter~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_sec\[1\] " "Node  \"display:x2\|t_sec\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_sec\[0\] " "Node  \"display:x2\|t_sec\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_sec\[0\] " "Node  \"display:x2\|t_dec_sec\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_min\[3\] " "Node  \"display:x2\|t_min\[3\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_sec\[2\] " "Node  \"display:x2\|t_sec\[2\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_min\[2\] " "Node  \"display:x2\|t_min\[2\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_sec\[3\] " "Node  \"display:x2\|t_sec\[3\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_min\[1\] " "Node  \"display:x2\|t_min\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_min\[0\] " "Node  \"display:x2\|t_min\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_min\[2\] " "Node  \"display:x2\|t_dec_min\[2\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_min\[1\] " "Node  \"display:x2\|t_dec_min\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_min\[3\] " "Node  \"display:x2\|t_dec_min\[3\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_min\[0\] " "Node  \"display:x2\|t_dec_min\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|Equal4~5 " "Node  \"display:x2\|Equal4~5\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_sec\[3\]~DUPLICATE " "Node  \"display:x2\|t_dec_sec\[3\]~DUPLICATE\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|Equal34~5 " "Node  \"display:x2\|Equal34~5\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|t_dec_sec\[2\] " "Node  \"display:x2\|t_dec_sec\[2\]\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|Equal14~5 " "Node  \"display:x2\|Equal14~5\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_NODES_INFO" " display:x2\|Equal24~5 " "Node  \"display:x2\|Equal24~5\"" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/display.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521807281711 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521807281711 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521807281711 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "61 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 61 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1521807281714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521807281792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 23 16:14:41 2018 " "Processing ended: Fri Mar 23 16:14:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521807281792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521807281792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521807281792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1521807281792 ""}
