{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 17:42:03 2018 " "Info: Processing started: Wed Jun 06 17:42:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Info: Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.sv(8) " "Warning (10270): Verilog HDL Case Statement warning at ula.sv(8): incomplete case statement has no default case item" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y ula.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at ula.sv(8): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ula.sv(8) " "Error (10166): SystemVerilog RTL Coding error at ula.sv(8): always_comb construct does not infer purely combinational logic" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[0\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[1\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[2\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[3\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[4\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[5\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[6\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[7\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[8\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[9\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[10\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[11\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[12\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[13\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[14\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[15\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[16\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[17\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[18\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[19\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[20\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[21\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[22\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[23\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[24\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[25\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[26\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[27\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[28\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[29\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[30\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] ula.sv(8) " "Info (10041): Inferred latch for \"y\[31\]\" at ula.sv(8)" {  } { { "ula.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/ula/ula.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Error: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 06 17:42:04 2018 " "Error: Processing ended: Wed Jun 06 17:42:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
