<stg><name>dut_update_knn</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="2">
<condition id="25">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="3">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_27_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_27)

]]></node>
<StgValue><ssdm name="tmp_27_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

]]></node>
<StgValue><ssdm name="train_inst_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

]]></node>
<StgValue><ssdm name="test_inst_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="6" op_0_bw="4">
<![CDATA[
:3  %tmp_27_cast_cast = zext i4 %tmp_27_read to i6

]]></node>
<StgValue><ssdm name="tmp_27_cast_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_27_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_1 = sub i6 %tmp, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="49" op_0_bw="48">
<![CDATA[
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

]]></node>
<StgValue><ssdm name="train_inst_V_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:7  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i6 [ 0, %0 ], [ %dist_V, %2 ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="6">
<![CDATA[
:2  %index_assign_cast2 = zext i6 %bvh_d_index to i32

]]></node>
<StgValue><ssdm name="index_assign_cast2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond1 = icmp eq i6 %bvh_d_index, -15

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i = add i6 %bvh_d_index, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1, label %.preheader.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 %index_assign_cast2)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="1">
<![CDATA[
:1  %tmp_1_cast = zext i1 %tmp_3 to i6

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %dist_V = add i6 %p_s, %tmp_1_cast

]]></node>
<StgValue><ssdm name="dist_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %p_1 = alloca i2

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1  store i2 0, i2* %p_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond = icmp eq i2 %i1, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %i_1 = add i2 %i1, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %6, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="2" op_0_bw="2">
<![CDATA[
:0  %p_1_load = load i2* %p_1

]]></node>
<StgValue><ssdm name="p_1_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_4 = icmp eq i2 %p_1_load, 0

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_4, label %4, label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="2">
<![CDATA[
:0  %tmp_5_cast = zext i2 %i1 to i6

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_2 = add i6 %tmp_1, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_2_cast = sext i6 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_2_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="5">
<![CDATA[
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="5">
<![CDATA[
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_6 = icmp ugt i6 %min_distances_V_load, %p_s

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_6, label %5, label %.preheader.backedge.pre

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.backedge.pre:0  store i2 0, i2* %p_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge.pre:1  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
:0  store i6 %p_s, i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  store i2 1, i2* %p_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="test_inst_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="test_inst_V"/></StgValue>
</port>
<port id="58" name="train_inst_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="train_inst_V"/></StgValue>
</port>
<port id="59" name="min_distances_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="tmp_27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_27"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i4" to="tmp_27_read" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="tmp_27" to="tmp_27_read" fromId="60" toId="5">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i48" to="train_inst_V_read" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="train_inst_V" to="train_inst_V_read" fromId="58" toId="6">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i49" to="test_inst_V_read" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="test_inst_V" to="test_inst_V_read" fromId="57" toId="7">
</dataflow>
<dataflow id="70" from="tmp_27_read" to="tmp_27_cast_cast" fromId="5" toId="8">
</dataflow>
<dataflow id="72" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="tmp" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="tmp_27_read" to="tmp" fromId="5" toId="9">
</dataflow>
<dataflow id="75" from="stg_74" to="tmp" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="tmp" to="tmp_1" fromId="9" toId="10">
</dataflow>
<dataflow id="77" from="tmp_27_cast_cast" to="tmp_1" fromId="8" toId="10">
</dataflow>
<dataflow id="78" from="train_inst_V_read" to="train_inst_V_cast" fromId="6" toId="11">
</dataflow>
<dataflow id="79" from="train_inst_V_cast" to="r_V" fromId="11" toId="12">
</dataflow>
<dataflow id="80" from="test_inst_V_read" to="r_V" fromId="7" toId="12">
</dataflow>
<dataflow id="82" from="stg_81" to="p_s" fromId="81" toId="14">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="stg_13" to="p_s" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="dist_V" to="p_s" fromId="23" toId="14">
<BackEdge/>
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="stg_24" to="p_s" fromId="24" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="86" from="stg_81" to="bvh_d_index" fromId="81" toId="15">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="stg_13" to="bvh_d_index" fromId="13" toId="15">
</dataflow>
<dataflow id="88" from="i" to="bvh_d_index" fromId="19" toId="15">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="stg_24" to="bvh_d_index" fromId="24" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="90" from="bvh_d_index" to="index_assign_cast2" fromId="15" toId="16">
</dataflow>
<dataflow id="91" from="bvh_d_index" to="exitcond1" fromId="15" toId="17">
</dataflow>
<dataflow id="93" from="stg_92" to="exitcond1" fromId="92" toId="17">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="stg_96" to="empty" fromId="96" toId="18">
</dataflow>
<dataflow id="98" from="stg_96" to="empty" fromId="96" toId="18">
</dataflow>
<dataflow id="99" from="stg_96" to="empty" fromId="96" toId="18">
</dataflow>
<dataflow id="100" from="bvh_d_index" to="i" fromId="15" toId="19">
</dataflow>
<dataflow id="102" from="stg_101" to="i" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="exitcond1" to="stg_20" fromId="17" toId="20">
</dataflow>
<dataflow id="105" from="_ssdm_op_BitSelect.i1.i49.i32" to="tmp_3" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="r_V" to="tmp_3" fromId="12" toId="21">
</dataflow>
<dataflow id="107" from="index_assign_cast2" to="tmp_3" fromId="16" toId="21">
</dataflow>
<dataflow id="108" from="tmp_3" to="tmp_1_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="109" from="p_s" to="dist_V" fromId="14" toId="23">
</dataflow>
<dataflow id="110" from="tmp_1_cast" to="dist_V" fromId="22" toId="23">
</dataflow>
<dataflow id="112" from="stg_111" to="p_1" fromId="111" toId="25">
</dataflow>
<dataflow id="113" from="stg_74" to="stg_26" fromId="74" toId="26">
</dataflow>
<dataflow id="114" from="p_1" to="stg_26" fromId="25" toId="26">
</dataflow>
<dataflow id="115" from="stg_74" to="i1" fromId="74" toId="28">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="stg_27" to="i1" fromId="27" toId="28">
</dataflow>
<dataflow id="117" from="i_1" to="i1" fromId="31" toId="28">
<BackEdge/>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="stg_50" to="i1" fromId="50" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="119" from="i1" to="exitcond" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="stg_120" to="exitcond" fromId="120" toId="29">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="94" toId="30">
</dataflow>
<dataflow id="124" from="stg_123" to="empty_4" fromId="123" toId="30">
</dataflow>
<dataflow id="125" from="stg_123" to="empty_4" fromId="123" toId="30">
</dataflow>
<dataflow id="126" from="stg_123" to="empty_4" fromId="123" toId="30">
</dataflow>
<dataflow id="127" from="i1" to="i_1" fromId="28" toId="31">
</dataflow>
<dataflow id="129" from="stg_128" to="i_1" fromId="128" toId="31">
</dataflow>
<dataflow id="130" from="exitcond" to="stg_32" fromId="29" toId="32">
</dataflow>
<dataflow id="131" from="p_1" to="p_1_load" fromId="25" toId="33">
</dataflow>
<dataflow id="132" from="p_1_load" to="tmp_4" fromId="33" toId="34">
</dataflow>
<dataflow id="133" from="stg_74" to="tmp_4" fromId="74" toId="34">
</dataflow>
<dataflow id="134" from="tmp_4" to="stg_35" fromId="34" toId="35">
</dataflow>
<dataflow id="135" from="i1" to="tmp_5_cast" fromId="28" toId="36">
</dataflow>
<dataflow id="136" from="tmp_1" to="tmp_2" fromId="10" toId="37">
</dataflow>
<dataflow id="137" from="tmp_5_cast" to="tmp_2" fromId="36" toId="37">
</dataflow>
<dataflow id="138" from="tmp_2" to="tmp_2_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="139" from="min_distances_V" to="min_distances_V_addr" fromId="59" toId="39">
</dataflow>
<dataflow id="141" from="stg_140" to="min_distances_V_addr" fromId="140" toId="39">
</dataflow>
<dataflow id="142" from="tmp_2_cast" to="min_distances_V_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="143" from="min_distances_V_addr" to="min_distances_V_load" fromId="39" toId="40">
</dataflow>
<dataflow id="144" from="min_distances_V_addr" to="min_distances_V_load" fromId="39" toId="42">
</dataflow>
<dataflow id="145" from="min_distances_V_load" to="tmp_6" fromId="42" toId="43">
</dataflow>
<dataflow id="146" from="p_s" to="tmp_6" fromId="14" toId="43">
</dataflow>
<dataflow id="147" from="tmp_6" to="stg_44" fromId="43" toId="44">
</dataflow>
<dataflow id="148" from="stg_74" to="stg_45" fromId="74" toId="45">
</dataflow>
<dataflow id="149" from="p_1" to="stg_45" fromId="25" toId="45">
</dataflow>
<dataflow id="150" from="p_s" to="stg_47" fromId="14" toId="47">
</dataflow>
<dataflow id="151" from="min_distances_V_addr" to="stg_47" fromId="39" toId="47">
</dataflow>
<dataflow id="152" from="stg_128" to="stg_48" fromId="128" toId="48">
</dataflow>
<dataflow id="153" from="p_1" to="stg_48" fromId="25" toId="48">
</dataflow>
<dataflow id="154" from="exitcond1" to="stg_2" fromId="17" toId="2">
</dataflow>
<dataflow id="155" from="exitcond" to="stg_3" fromId="29" toId="3">
</dataflow>
<dataflow id="156" from="tmp_4" to="stg_3" fromId="34" toId="3">
</dataflow>
<dataflow id="157" from="tmp_4" to="stg_4" fromId="34" toId="4">
</dataflow>
<dataflow id="158" from="tmp_6" to="stg_4" fromId="43" toId="4">
</dataflow>
</dataflows>


</stg>
