/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [50:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_3z[4] & celloutsig_1_6z);
  assign celloutsig_1_17z = ~celloutsig_1_12z;
  assign celloutsig_1_19z = ~celloutsig_1_0z;
  assign celloutsig_1_6z = ~celloutsig_1_3z[0];
  assign celloutsig_0_14z = ~((celloutsig_0_10z | celloutsig_0_5z[4]) & (celloutsig_0_8z[0] | celloutsig_0_3z[0]));
  assign celloutsig_0_0z = in_data[41] | ~(in_data[52]);
  assign celloutsig_0_10z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[102] | ~(in_data[134]);
  assign celloutsig_1_2z = in_data[97] | ~(in_data[165]);
  assign celloutsig_1_4z = celloutsig_1_3z[1] | ~(celloutsig_1_2z);
  assign celloutsig_0_2z = celloutsig_0_1z[20] | celloutsig_0_0z;
  assign celloutsig_1_18z = ~(in_data[151] ^ celloutsig_1_17z);
  assign celloutsig_0_1z = in_data[71:21] / { 1'h1, in_data[67:19], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[106:103] };
  assign celloutsig_0_4z = { celloutsig_0_3z[3:1], celloutsig_0_3z, celloutsig_0_3z } >= { in_data[63:62], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[165:162], celloutsig_1_0z, celloutsig_1_1z } > celloutsig_1_5z[6:1];
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_4z } > { celloutsig_1_3z[1], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_1z = in_data[152:144] <= { in_data[174:168], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_0z ? { in_data[38:35], celloutsig_0_4z } : { in_data[26:23], celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_5z[2] ? celloutsig_0_1z[5:1] : celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_1z[48:43] | { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_3z[4:2] | { celloutsig_0_6z[3:2], celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[187:181], celloutsig_1_3z } >> { in_data[174:172], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[46:42] ^ { in_data[35:34], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 13'h0000;
    else if (!celloutsig_1_0z) celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
