
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148355                       # Simulator instruction rate (inst/s)
host_mem_usage                              202274544                       # Number of bytes of host memory used
host_op_rate                                   173926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                170670.34                       # Real time elapsed on the host
host_tick_rate                                6226811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 25319873806                       # Number of instructions simulated
sim_ops                                   29684031406                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062732                       # Number of seconds simulated
sim_ticks                                1062731961104                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls               12989                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu17.workload.numSyscalls                 199                       # Number of system calls
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                 230                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests    176667930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     71879163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     306115903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    86.521891                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     176988596                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    204559325                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect      5595476                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    419300531                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits     23666794                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups     24926195                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses      1259401                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     540280630                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      31114529                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted        38817                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       807394893                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      788713793                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts      5394280                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        491754383                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    152839959                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     40891082                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts    228788459                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   2496872539                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   2783890567                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   2516093014                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.106434                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.187211                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0   1648913303     65.53%     65.53% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    377511529     15.00%     80.54% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2    113517197      4.51%     85.05% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     87458381      3.48%     88.53% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     55932679      2.22%     90.75% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     30703960      1.22%     91.97% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     27512729      1.09%     93.06% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     21703277      0.86%     93.93% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    152839959      6.07%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   2516093014                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     27839025                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      2224352707                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           551325960                       # Number of loads committed
system.switch_cpus00.commit.membars          58918290                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1556283355     55.90%     55.90% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     10325919      0.37%     56.27% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     56.27% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd     57039485      2.05%     58.32% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp     37734924      1.36%     59.68% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt     15527866      0.56%     60.24% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult     51456314      1.85%     62.08% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc     61920772      2.22%     64.31% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv      8663579      0.31%     64.62% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc     53608464      1.93%     66.55% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu      3430287      0.12%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    551325960     19.80%     86.47% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    376573642     13.53%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   2783890567                       # Class of committed instruction
system.switch_cpus00.commit.refs            927899602                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts       392689092                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        2496872539                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          2783890567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     1.019938                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               1.019938                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles   1925866084                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred       201212                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    173620967                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   3062987162                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      161628390                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       369921923                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles      5429546                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts       569086                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     83807558                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         540280630                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       354314512                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles          2183105724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes      1771175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           2820275314                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles         2391                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles      11261484                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.212153                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    357914533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    231769919                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.107443                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   2546653505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.231461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.568904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0     1958425407     76.90%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       62305755      2.45%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       44946121      1.76%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       66176218      2.60%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       85944730      3.37%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       30672870      1.20%     88.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       31565687      1.24%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7       34093852      1.34%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      232522865      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   2546653505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                   659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts      6253554                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      507820999                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.142540                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          972730753                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        387917317                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      47286710                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    589396216                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     38370744                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts       536581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    398724906                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   3012676663                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    584813436                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts      8858137                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   2909653998                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       302819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      2415733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles      5429546                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      2754818                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked         2596                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     13963234                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          529                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        36337                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      4964152                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads     38070256                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores     22151263                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        36337                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect      3108275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect      3145279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      2871366487                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          2901637390                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.581770                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1670473803                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.139392                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           2902754485                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2784825747                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1756521498                       # number of integer regfile writes
system.switch_cpus00.ipc                     0.980452                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               0.980452                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1622086760     55.58%     55.58% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     10326413      0.35%     55.93% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            6      0.00%     55.93% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd     60501475      2.07%     58.01% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp     37737405      1.29%     59.30% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt     16492569      0.57%     59.86% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult     53114166      1.82%     61.68% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc     61920793      2.12%     63.81% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv     10399059      0.36%     64.16% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc     66227946      2.27%     66.43% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     66.43% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     66.43% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     66.43% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu      3430287      0.12%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     66.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    586389139     20.09%     86.64% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    389886116     13.36%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   2918512135                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          75107222                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.025735                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       8186223     10.90%     10.90% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult            9      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt          198      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult      5076360      6.76%     17.66% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc      4102224      5.46%     23.12% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv         1286      0.00%     23.12% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc      2331537      3.10%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     26.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     30254733     40.28%     66.51% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     25154652     33.49%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   2542500627                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   7573720200                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   2469953204                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   2654468338                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       2971029524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      2918512135                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     41647139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined    228786095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued       506028                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved       756057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined    377059721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   2546653505                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.146019                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     1.884350                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0   1551089546     60.91%     60.91% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    331743197     13.03%     73.93% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    188623510      7.41%     81.34% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3    127830362      5.02%     86.36% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4    131934132      5.18%     91.54% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     78164380      3.07%     94.61% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     80219553      3.15%     97.76% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     30235514      1.19%     98.95% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     26813311      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   2546653505                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.146018                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses    451118730                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads    885570825                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses    431684186                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes    587029372                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     64473206                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     51114819                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    589396216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    398724906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    4196637573                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes    383444218                       # number of misc regfile writes
system.switch_cpus00.numCycles             2546654164                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.quiesceCycles            1863727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus00.rename.BlockCycles      71020654                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   3113608457                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     23182564                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      204459765                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents         2384                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents        10072                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   5706085219                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   3034276902                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   3414915619                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       410852877                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents    106131529                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles      5429546                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    206045581                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps      301307159                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2864601752                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles   1648845078                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     49715080                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       485093321                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     38473618                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups    704637934                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         5375867593                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        6055982984                       # The number of ROB writes
system.switch_cpus00.timesIdled                  3741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads      572944664                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes     370048463                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    99.268868                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      39357979                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     39647857                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       960004                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     82115928                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       139901                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       152678                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        12777                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      91639028                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       4484104                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       144281607                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      143995044                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       959883                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         72644402                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     35204787                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls       406675                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     94800192                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    377219070                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    462034332                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    582725908                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     0.792884                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.117493                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    480512356     82.46%     82.46% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     26259547      4.51%     86.97% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     13697856      2.35%     89.32% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      6545429      1.12%     90.44% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      6762651      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      7200118      1.24%     92.84% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1748852      0.30%     93.14% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      4794312      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     35204787      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    582725908                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      3300195                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       421672872                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads           109047125                       # Number of loads committed
system.switch_cpus01.commit.membars            561234                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    260261071     56.33%     56.33% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult     14695575      3.18%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv         1452      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead    109047125     23.60%     83.11% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     78029109     16.89%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    462034332                       # Class of committed instruction
system.switch_cpus01.commit.refs            187076234                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts        18671381                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         377219070                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           462034332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.577420                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.577420                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    479917818                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     37662562                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    565794363                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       32435266                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        57781160                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       967474                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          471                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     23930544                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          91639028                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        72644181                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           520655768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       170268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            485765731                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles          151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       1935190                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.154007                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     73408727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     43981984                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              0.816368                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    595032264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.000596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.419873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      484713107     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1       15312524      2.57%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       15125614      2.54%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        3604033      0.61%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4       10087040      1.70%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        4029832      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        6495932      1.09%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        5775069      0.97%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       49889113      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    595032264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       974110                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       80123016                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           0.927163                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          236307676                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         87339528                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      21704388                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    131018152                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts       450897                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        72348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     94765638                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    556427792                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    148968148                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       665276                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    551692529                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       751656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents     88319828                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       967474                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles     89231177                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked        83533                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads     10420757                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses          710                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        12481                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads     25443436                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     21971014                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores     16736526                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        12481                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       687911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       286199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       571468786                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           524734544                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.538999                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       308020838                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             0.881858                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            524882628                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      674281744                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     385050132                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.633947                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.633947                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    298858667     54.11%     54.11% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult     16811741      3.04%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv         1452      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    149207068     27.01%     84.16% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     87478885     15.84%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    552357813                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt          11638448                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.021070                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        881557      7.57%      7.57% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult        92856      0.80%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      7240577     62.21%     70.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      3423458     29.42%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    541907965                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   1667286540                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    506014583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    623016321                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        555974298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       552357813                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded       453494                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     94393395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        70785                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        46819                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     62741430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    595032264                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     0.928282                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.789254                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    408346925     68.63%     68.63% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     62287609     10.47%     79.09% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     37840186      6.36%     85.45% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     23539006      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     19698447      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     18080321      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      9890328      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      7560083      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      7789359      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    595032264                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 0.928281                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses     22088296                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads     44170575                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses     18719961                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes     27816315                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     18306657                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     11541243                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    131018152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     94765638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     670134548                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      1620478                       # number of misc regfile writes
system.switch_cpus01.numCycles              595032793                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles               1900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles     118920179                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    471192036                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents     20456243                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       42485200                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents    258492679                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents       103567                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    909686380                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    559600217                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    570496833                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        70780893                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     48970219                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       967474                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    322740953                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       99304709                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    690783827                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     39137562                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts       480109                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       140706009                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts       464974                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups     15526338                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         1104351667                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes        1125977477                       # The number of ROB writes
system.switch_cpus01.timesIdled                    41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads       12479773                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes       6241607                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    99.249654                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      39369655                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     39667297                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       963206                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     82147624                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       141777                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       156359                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        14582                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      91689174                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       4483920                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads       144286641                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes      143994024                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       963096                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         72638133                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     35187123                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       415709                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     94915649                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    377121430                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    461873620                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    582711235                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.792629                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.116992                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    480486478     82.46%     82.46% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     26284666      4.51%     86.97% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2     13705527      2.35%     89.32% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      6559849      1.13%     90.45% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      6758631      1.16%     91.61% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      7196223      1.23%     92.84% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1743436      0.30%     93.14% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      4789302      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     35187123      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    582711235                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      3298909                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       421514455                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads           108971570                       # Number of loads committed
system.switch_cpus02.commit.membars            575338                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    260233551     56.34%     56.34% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult     14675105      3.18%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         1524      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead    108971570     23.59%     83.11% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     77991870     16.89%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    461873620                       # Class of committed instruction
system.switch_cpus02.commit.refs            186963440                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts        18647088                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         377121430                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           461873620                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.577828                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.577828                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    479875229                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     37663555                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    565770346                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       32466095                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        57812150                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       970777                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts          409                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles     23908283                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          91689174                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        72668628                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           520624284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       169536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus02.fetch.Insts            485913560                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.MiscStallCycles           53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus02.fetch.SquashCycles       1941774                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.154091                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     73437293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     43995352                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.816616                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    595032536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     1.000793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.419933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      484682956     81.45%     81.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1       15310809      2.57%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2       15127469      2.54%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        3619276      0.61%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4       10083549      1.69%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        4042686      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        6508799      1.09%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        5775260      0.97%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       49881732      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    595032536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       977454                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       80133247                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.926948                       # Inst execution rate
system.switch_cpus02.iew.exec_refs          236170866                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         87310974                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles      21737677                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts    130965540                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       460942                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        74032                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     94743574                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    556383390                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts    148859892                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       665731                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    551564806                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       748086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents     88690606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       970777                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles     89598332                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        81210                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads     10412686                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses          732                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation        12631                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads     25396260                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads     21993937                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores     16751680                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents        12631                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       688953                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       288501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       571287330                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           524664140                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.539030                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       307940847                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.881740                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            524811386                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      674098151                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     384996693                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.633782                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.633782                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    298886823     54.12%     54.12% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult     16793421      3.04%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         1524      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead    149097569     27.00%     84.16% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     87451200     15.84%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    552230537                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt          11639838                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.021078                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        884569      7.60%      7.60% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        92836      0.80%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      7230786     62.12%     70.52% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      3431647     29.48%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    541807663                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads   1667084843                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    505968060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    623113483                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        555919706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       552230537                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       463684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     94509631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        70461                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        47975                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     62788473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    595032536                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.928068                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.788922                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    408353683     68.63%     68.63% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     62310343     10.47%     79.10% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     37829572      6.36%     85.46% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     23543312      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4     19685320      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5     18088473      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      9885783      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      7555629      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      7780421      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    595032536                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.928067                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses     22062712                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     44119066                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses     18696080                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes     27791142                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads     18272220                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores     11483086                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads    130965540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     94743574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     669834471                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      1656476                       # number of misc regfile writes
system.switch_cpus02.numCycles              595032887                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               1805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles     119240859                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    471041982                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents     20347496                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       42510534                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents    258079287                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents       104425                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    909554339                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    559557693                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    570471757                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        70797416                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     48403007                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       970777                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles    321739847                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       99429636                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    690705164                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     39773099                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       490846                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts       140605136                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       475285                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups     15510164                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads         1104309507                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes        1125902011                       # The number of ROB writes
system.switch_cpus02.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads       12463856                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       6233667                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    99.175682                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      39369460                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     39696687                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       961659                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     82122585                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       140662                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       175332                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses        34670                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      91692570                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       4482924                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads       144320991                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes      144021576                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       961540                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         72704794                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     35210311                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       422437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     94533201                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    377433498                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    462237344                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    582757566                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.793190                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.117592                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    480444409     82.44%     82.44% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     26315223      4.52%     86.96% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2     13713445      2.35%     89.31% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      6564583      1.13%     90.44% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      6763751      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      7201777      1.24%     92.84% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1753364      0.30%     93.14% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      4790703      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     35210311      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    582757566                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      3302079                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       421843487                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads           109023198                       # Number of loads committed
system.switch_cpus03.commit.membars            585287                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    260486199     56.35%     56.35% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult     14669030      3.17%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         1548      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead    109023198     23.59%     83.11% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     78057369     16.89%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    462237344                       # Class of committed instruction
system.switch_cpus03.commit.refs            187080567                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts        18650010                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         377433498                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           462237344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.576525                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.576525                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    479860236                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     37667369                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    565755447                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       32473011                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        57832673                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       969193                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts          469                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles     23897622                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          91692570                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        72660872                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           520636282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       170249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus03.fetch.Insts            485865722                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.MiscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus03.fetch.SquashCycles       1938624                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.154097                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     73427070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     43993046                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.816535                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    595032737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     1.000646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.419748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      484695677     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1       15308948      2.57%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2       15121207      2.54%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        3625123      0.61%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4       10088607      1.70%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        4043034      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        6503623      1.09%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        5772983      0.97%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       49873535      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    595032737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       975907                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       80167088                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.927127                       # Inst execution rate
system.switch_cpus03.iew.exec_refs          236187396                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         87337804                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles      21726972                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts    130921147                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       468018                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        73942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     94750072                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    556364823                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts    148849592                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       667734                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    551671499                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       747616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents     88531332                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       969193                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles     89438263                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        81558                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads     10415717                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation        12637                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads     25394976                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads     21897917                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores     16692679                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents        12637                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       687539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       288368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       571301797                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           524767390                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.539039                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       307953949                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.881913                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            524914738                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      674199033                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     385041617                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.634306                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.634306                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    298993496     54.13%     54.13% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult     16778101      3.04%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         1548      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead    149087412     26.99%     84.16% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     87478678     15.84%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    552339235                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt          11653764                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.021099                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        888145      7.62%      7.62% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        92735      0.80%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      7238922     62.12%     70.53% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      3433962     29.47%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    541926596                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads   1667309242                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    506068545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    622741325                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        555894013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       552339235                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       470810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     94127341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        70549                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        48373                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     62529521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    595032737                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.928250                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.789144                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    408337553     68.62%     68.62% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     62301931     10.47%     79.09% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     37837984      6.36%     85.45% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     23544832      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4     19686940      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5     18087054      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      9894659      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      7558416      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      7783368      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    595032737                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.928249                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses     22066403                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     44126276                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses     18698845                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes     27762420                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads     18273906                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores     11521223                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads    130921147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     94750072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     669905691                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      1683196                       # number of misc regfile writes
system.switch_cpus03.numCycles              595033343                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               1350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles     119222583                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    471401664                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents     20350721                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       42508635                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents    257627412                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents       106309                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    909454419                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    559549266                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    570436696                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        70816352                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     48447102                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       969193                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles    321318823                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       99034888                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    690656916                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     40197147                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       498423                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts       140480146                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       482645                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups     15502490                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads         1104314025                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes        1125818476                       # The number of ROB writes
system.switch_cpus03.timesIdled                    37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads       12465703                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       6234585                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    99.223957                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      39385883                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     39693925                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       962668                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     82167391                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       138718                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       172989                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses        34271                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      91726236                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       4485877                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads       144365409                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes      144074490                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       962557                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         72693347                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     35227365                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       415384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     94838380                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    377421774                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    462243027                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    582719423                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.793251                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.117913                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    480447611     82.45%     82.45% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     26286436      4.51%     86.96% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2     13699961      2.35%     89.31% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      6560501      1.13%     90.44% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      6763590      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      7198402      1.24%     92.83% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1739023      0.30%     93.13% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      4796534      0.82%     93.95% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     35227365      6.05%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    582719423                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      3301305                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       421853318                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads           109063830                       # Number of loads committed
system.switch_cpus04.commit.membars            575799                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    260433534     56.34%     56.34% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult     14687397      3.18%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         1532      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead    109063830     23.59%     83.11% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     78056734     16.89%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    462243027                       # Class of committed instruction
system.switch_cpus04.commit.refs            187120564                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts        18664308                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         377421774                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           462243027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.576573                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.576573                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    479792599                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     37682182                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    566061858                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       32495095                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        57880820                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       970155                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts          411                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles     23893713                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          91726236                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        72695387                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           520599081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       169663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            486131650                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles           88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles       1940532                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.154153                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     73462929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     44010478                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.816983                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    595032384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     1.001243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.420504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      484643258     81.45%     81.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1       15318132      2.57%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2       15135367      2.54%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        3611390      0.61%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4       10088129      1.70%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        4032154      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        6509996      1.09%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        5775703      0.97%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       49918255      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    595032384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       976698                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       80177046                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.927501                       # Inst execution rate
system.switch_cpus04.iew.exec_refs          236322289                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         87369125                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles      21691023                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts    131039383                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       460494                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        73055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     94802962                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    556673049                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts    148953164                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       668484                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    551893738                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       746506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents     88347028                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       970155                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles     89252039                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        81238                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads     10420790                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses          732                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation        12583                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads     25410435                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads     21975521                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores     16746204                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents        12583                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       688563                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       288135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       571637628                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           524975181                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.539034                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       308132371                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.882263                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            525122653                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      674509902                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     385221192                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.634287                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.634287                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    299052279     54.12%     54.12% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult     16805897      3.04%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         1532      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead    149191777     27.00%     84.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     87510737     15.84%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    552562222                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt          11657098                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.021096                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        885853      7.60%      7.60% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        92903      0.80%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%      8.40% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      7242546     62.13%     70.53% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      3435796     29.47%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    542136082                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads   1667725708                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    506261448                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    623302139                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        556209928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       552562222                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       463121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     94429885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        71938                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        47737                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     62745560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    595032384                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.928625                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.789475                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    408294048     68.62%     68.62% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     62285533     10.47%     79.08% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     37855443      6.36%     85.45% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     23554056      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4     19696937      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5     18092133      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      9905010      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      7568630      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      7780594      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    595032384                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.928625                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses     22083238                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     44160156                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses     18713733                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes     27812350                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads     18280039                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores     11547292                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads    131039383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     94802962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     670286148                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      1654980                       # number of misc regfile writes
system.switch_cpus04.numCycles              595032831                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               1861                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles     118975141                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    471412043                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents     20407224                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       42535504                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents    258292431                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents       102855                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    910038461                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    559853917                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    570761355                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        70856931                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     48495373                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       970155                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles    322026780                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       99349171                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    691070350                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     39667863                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       490224                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts       140537494                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       474790                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups     15523083                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads         1104569799                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes        1126478039                       # The number of ROB writes
system.switch_cpus04.timesIdled                    30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads       12475616                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       6239542                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    99.306854                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      39347457                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     39622096                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       958236                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     82097723                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       137302                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       148549                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        11247                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      91600553                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       4485534                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads       144282855                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes      144005151                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       958123                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         72629331                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     35238256                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       398741                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     94751683                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    377241745                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    462098802                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    582735656                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.792982                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.117984                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    480572738     82.47%     82.47% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     26220624      4.50%     86.97% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2     13677118      2.35%     89.32% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      6538383      1.12%     90.44% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      6759433      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      7203243      1.24%     92.83% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1732229      0.30%     93.13% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      4793632      0.82%     93.95% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     35238256      6.05%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    582735656                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      3300054                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       421743190                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads           109109907                       # Number of loads committed
system.switch_cpus05.commit.membars            550897                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    260220159     56.31%     56.31% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult     14715636      3.18%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         1422      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead    109109907     23.61%     83.11% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     78051678     16.89%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    462098802                       # Class of committed instruction
system.switch_cpus05.commit.refs            187161585                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts        18694695                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         377241745                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           462098802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.577325                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.577325                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    479926403                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred          138                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     37649976                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    565766684                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       32437216                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        57772081                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       965640                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts          414                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles     23931384                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          91600553                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        72630958                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           520670548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       167424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            485734782                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles          146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1931506                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.153942                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     73396277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     43970293                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.816316                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    595032725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     1.000625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.420114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      484731815     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1       15309254      2.57%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2       15129171      2.54%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        3583379      0.60%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4       10084662      1.69%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        4019016      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        6485653      1.09%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        5778700      0.97%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       49911075      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    595032725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       972084                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       80104912                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.927298                       # Inst execution rate
system.switch_cpus05.iew.exec_refs          236421424                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         87362254                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles      21725470                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts    131078303                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       441965                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        71232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     94787618                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    556442259                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts    149059170                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       660812                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    551772826                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       750512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents     88793873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       965640                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles     89703801                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        81456                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads     10428648                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses          695                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation        12509                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads     25474571                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads     21968369                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores     16735916                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents        12509                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       688176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       283908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       571697046                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           524796485                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.538989                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       308138537                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.881962                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            524942385                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      674430739                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     385107828                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.633985                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.633985                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    298798221     54.09%     54.09% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult     16836727      3.05%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         1422      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead    149295936     27.03%     84.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     87501336     15.84%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    552433642                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt          11642248                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.021074                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        878900      7.55%      7.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        92979      0.80%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      7249040     62.26%     70.61% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      3421329     29.39%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    541959906                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads   1667387166                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    506052633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    622945439                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        555997797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       552433642                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       444462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     94343336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        70913                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        45721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     62678032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    595032725                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.928409                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.789331                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    408333354     68.62%     68.62% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     62273798     10.47%     79.09% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     37855935      6.36%     85.45% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     23539002      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4     19702337      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5     18080592      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      9897519      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      7567958      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      7782230      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    595032725                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.928408                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses     22115984                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     44226000                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses     18743852                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes     27851595                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads     18337602                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores     11591564                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads    131078303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     94787618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     670472586                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      1589037                       # number of misc regfile writes
system.switch_cpus05.numCycles              595033007                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               1685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles     119521306                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    471250259                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents     20438019                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       42483425                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents    259013952                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents       103295                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    909776480                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    559590470                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    570474905                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        70776592                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     48725507                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       965640                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles    322975748                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       99224518                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    690825641                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     38310013                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       470547                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts       140698822                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       455729                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups     15546591                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads         1104344258                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes        1126000159                       # The number of ROB writes
system.switch_cpus05.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads       12495711                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       6249552                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    99.215331                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      39425701                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     39737509                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       960983                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     82259775                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       137794                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       160020                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        22226                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      91798119                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       4489992                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads       144522798                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes      144241962                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       960871                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         72771339                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     35317772                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       406291                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     94903721                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    377904803                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    462877690                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    582713408                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.794349                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.119832                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    480412438     82.44%     82.44% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     26256353      4.51%     86.95% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2     13682203      2.35%     89.30% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      6538012      1.12%     90.42% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      6766999      1.16%     91.58% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      7209949      1.24%     92.82% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1724796      0.30%     93.11% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      4804886      0.82%     93.94% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     35317772      6.06%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    582713408                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      3305715                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       422445069                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads           109259901                       # Number of loads committed
system.switch_cpus06.commit.membars            561732                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    260716518     56.33%     56.33% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult     14727220      3.18%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         1472      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead    109259901     23.60%     83.11% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     78172579     16.89%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    462877690                       # Class of committed instruction
system.switch_cpus06.commit.refs            187432480                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts        18710286                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         377904803                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           462877690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.574557                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.574557                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    479789686                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     37728624                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    566744687                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       32443990                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        57817487                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       968500                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts          436                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles     24012292                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          91798119                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        72776497                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           520520461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       169694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            486592376                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles          113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles       1937224                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.154274                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     73542753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     44053487                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.817758                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    595031958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     1.002266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.421531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      484537345     81.43%     81.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1       15316399      2.57%     84.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2       15164722      2.55%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        3605339      0.61%     87.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4       10109213      1.70%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        4034914      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        6511393      1.09%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        5782361      0.97%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       49970272      8.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    595031958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       974821                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       80251160                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.928823                       # Inst execution rate
system.switch_cpus06.iew.exec_refs          236785938                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         87488170                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles      21886808                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts    131266245                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       449887                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        72983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     94917951                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    557377469                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts    149297768                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       664970                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    552679926                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       755050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents     88630746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       968500                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles     89550040                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        81710                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads     10440523                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation        12581                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads     25544290                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads     22006322                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores     16745353                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents        12581                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       688965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       285856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       572579941                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           525621998                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.538958                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       308596515                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.883350                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            525769925                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      675493632                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     385702069                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.635099                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.635099                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    299331448     54.09%     54.09% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult     16847610      3.04%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         1472      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead    149536264     27.02%     84.16% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     87628104     15.84%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    553344898                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt          11660829                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.021073                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        880527      7.55%      7.55% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        92580      0.79%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      7269475     62.34%     70.69% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      3418247     29.31%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    542871340                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads   1669190739                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    506862084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    624026961                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        556924874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       553344898                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       452595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     94499674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        70800                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        46304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     62844144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    595031958                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.929941                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.790786                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    408091541     68.58%     68.58% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     62328299     10.47%     79.06% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     37871914      6.36%     85.42% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     23603268      3.97%     89.39% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4     19740476      3.32%     92.71% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5     18096375      3.04%     95.75% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      9904363      1.66%     97.41% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      7572766      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      7822956      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    595031958                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.929941                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses     22134387                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     44262642                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses     18759914                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes     27861715                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads     18355266                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores     11616071                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads    131266245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     94917951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     671339600                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      1618812                       # number of misc regfile writes
system.switch_cpus06.numCycles              595032496                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               2197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles     119591834                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    472054621                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents     20572204                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       42526067                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents    259284392                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents       106021                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    911234486                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    560543904                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    571470692                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        70862005                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     48056573                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       968500                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles    322672309                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       99415953                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    691950819                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     38411240                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       479084                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts       141141148                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       463960                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups     15554489                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads         1105173219                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes        1127883551                       # The number of ROB writes
system.switch_cpus06.timesIdled                    36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads       12506421                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       6254905                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    99.206575                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      39392917                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     39707970                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       959762                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     82192444                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       137061                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       169878                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        32817                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      91737684                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       4487847                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads       144458829                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes      144174372                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       959654                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         72737584                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     35279887                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       407436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     94780271                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    377723915                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    462653357                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    582729592                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.793942                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.119147                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    480448934     82.45%     82.45% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     26254838      4.51%     86.95% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2     13694519      2.35%     89.30% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      6534815      1.12%     90.42% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      6766708      1.16%     91.59% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      7206005      1.24%     92.82% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1738119      0.30%     93.12% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      4805767      0.82%     93.95% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     35279887      6.05%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    582729592                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      3304276                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       422239452                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads           109200025                       # Number of loads committed
system.switch_cpus07.commit.membars            563231                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    260599076     56.33%     56.33% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult     14717561      3.18%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         1500      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead    109200025     23.60%     83.11% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     78135195     16.89%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    462653357                       # Class of committed instruction
system.switch_cpus07.commit.refs            187335220                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts        18698652                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         377723915                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           462653357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.575312                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.575312                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    479809091                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred          111                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     37705444                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    566400973                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       32456422                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        57847561                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       967297                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts          367                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles     23952383                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          91737684                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        72712189                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           520587051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       168765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.Insts            486299676                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.SquashCycles       1934810                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.154172                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     73478302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     44017825                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.817265                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    595032758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     1.001655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.421069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      484621367     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1       15315296      2.57%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2       15137438      2.54%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        3597977      0.60%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4       10090951      1.70%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        4027706      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        6511681      1.09%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        5781545      0.97%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       49948797      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    595032758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       973728                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       80218364                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.928240                       # Inst execution rate
system.switch_cpus07.iew.exec_refs          236600753                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         87437947                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles      21765009                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts    131174369                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       451769                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        72423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     94855664                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    557029986                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts    149162806                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       665796                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    552333890                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       752351                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents     88833090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       967297                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles     89746346                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        81260                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads     10433278                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses          699                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation        12570                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads     25489843                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads     21974311                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores     16720445                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents        12570                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       688300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       285428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       572219721                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           525336997                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.538976                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       308412957                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.882870                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            525484368                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      675069635                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     385480730                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.634795                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.634795                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    299182820     54.10%     54.10% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult     16836349      3.04%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         1500      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead    149401296     27.02%     84.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     87577721     15.84%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    552999686                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt          11658813                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.021083                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        881524      7.56%      7.56% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        93370      0.80%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      7256695     62.24%     70.60% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      3427224     29.40%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    542537479                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads   1668525962                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    506589629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    623590150                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        556575607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       552999686                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       454379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     94376490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        70877                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        46943                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     62724448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    595032758                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.929360                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.790368                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    408190297     68.60%     68.60% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     62329935     10.48%     79.07% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     37846694      6.36%     85.44% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     23559354      3.96%     89.39% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4     19710059      3.31%     92.71% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5     18114112      3.04%     95.75% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      9898241      1.66%     97.41% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      7574469      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      7809597      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    595032758                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.929359                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses     22121020                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     44235858                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses     18747368                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes     27827856                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads     18301837                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores     11561216                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads    131174369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     94855664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     670949231                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      1623562                       # number of misc regfile writes
system.switch_cpus07.numCycles              595033200                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               1492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles     119589320                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    471822677                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents     20349539                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       42519306                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents    259010892                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents       106094                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    910679094                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    560206892                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    571131300                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        70852679                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     48145571                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       967297                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles    322445078                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       99308482                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    691536499                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     38659074                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       481175                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts       140835969                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       465924                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups     15539650                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads         1104879406                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes        1127172548                       # The number of ROB writes
system.switch_cpus07.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads       12498051                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       6250750                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    99.207679                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      39367509                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     39681917                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       962301                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     82122173                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       141907                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       150000                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses         8093                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      91657668                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       4484059                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads       144320115                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes      144028818                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       962183                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         72681714                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     35237280                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       414069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     94635662                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    377378095                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    462194649                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    582745246                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.793133                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.118024                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    480522645     82.46%     82.46% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     26274356      4.51%     86.97% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2     13670265      2.35%     89.31% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      6542578      1.12%     90.44% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      6765440      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      7198913      1.24%     92.83% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1738919      0.30%     93.13% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      4794850      0.82%     93.95% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     35237280      6.05%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    582745246                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      3300900                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       421811068                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads           109058585                       # Number of loads committed
system.switch_cpus08.commit.membars            574563                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    260396189     56.34%     56.34% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult     14688007      3.18%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         1544      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead    109058585     23.60%     83.11% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     78050324     16.89%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    462194649                       # Class of committed instruction
system.switch_cpus08.commit.refs            187108909                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts        18664842                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         377378095                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           462194649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.576756                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.576756                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    479811545                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred          300                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     37667426                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    565801980                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       32493733                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        57894561                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       969863                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts          463                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles     23862877                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          91657668                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        72654212                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           520640563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       169160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            485841185                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles           62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1939962                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.154038                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     73421969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     43993475                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.816494                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    595032581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     1.000720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.420006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      484714286     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1       15299271      2.57%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2       15113924      2.54%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        3614113      0.61%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4       10091595      1.70%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        4033284      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        6500786      1.09%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        5768797      0.97%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       49896525      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    595032581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       976370                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       80148682                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.927210                       # Inst execution rate
system.switch_cpus08.iew.exec_refs          236271824                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         87342700                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles      21743691                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts    130992385                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       458788                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        74490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     94763205                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    556426132                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts    148929124                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       668776                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    551720847                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       751553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents     88417734                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       969863                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles     89327887                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        83891                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads     10419145                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses          745                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation        12595                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads     25420100                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads     21933767                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores     16712857                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents        12595                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       689249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       287121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       571478692                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           524789345                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.539032                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       308045048                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.881950                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            524937096                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      674301543                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     385074097                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.634214                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.634214                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    298934189     54.12%     54.12% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult     16803387      3.04%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         1544      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead    149165618     27.00%     84.16% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     87484885     15.84%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    552389623                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt          11662910                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.021114                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        882165      7.56%      7.56% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        93229      0.80%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      7252854     62.19%     70.55% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      3434662     29.45%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    541965250                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads   1667379203                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    506075594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    622864165                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        555964474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       552389623                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       461658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     94231344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        72934                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        47589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     62623126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    595032581                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.928335                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.789772                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    408440423     68.64%     68.64% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     62217264     10.46%     79.10% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     37777867      6.35%     85.45% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     23557960      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4     19684861      3.31%     92.71% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5     18089760      3.04%     95.75% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      9899603      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      7561861      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      7802982      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    595032581                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.928334                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses     22087283                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     44168468                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses     18713751                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes     27804896                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads     18281062                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores     11502296                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads    130992385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     94763205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     670122124                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      1649958                       # number of misc regfile writes
system.switch_cpus08.numCycles              595033077                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               1615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles     119285831                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    471358588                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents     20403825                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       42524693                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents    258008462                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents       106373                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    909658066                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    559607710                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    570505111                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        70844603                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     48722875                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       969863                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles    321956824                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       99146384                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    690779404                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     39450763                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       488472                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts       140353441                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       473071                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups     15519779                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads         1104334581                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes        1125950158                       # The number of ROB writes
system.switch_cpus08.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads       12475770                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       6239407                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    99.213918                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      39361621                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     39673487                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       961127                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     82126283                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       137804                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       172205                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses        34401                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      91673371                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       4482170                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads       144322461                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes      144032955                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       961010                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         72693197                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     35260973                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       412624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     94547656                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    377430998                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    462266877                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    582755944                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.793243                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.118416                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    480562150     82.46%     82.46% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     26248161      4.50%     86.97% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2     13661252      2.34%     89.31% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      6535753      1.12%     90.43% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      6760560      1.16%     91.59% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      7200891      1.24%     92.83% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1728954      0.30%     93.13% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      4797250      0.82%     93.95% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     35260973      6.05%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    582755944                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      3301564                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       421877607                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads           109081521                       # Number of loads committed
system.switch_cpus09.commit.membars            570706                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    260428089     56.34%     56.34% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult     14694559      3.18%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         1518      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead    109081521     23.60%     83.11% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     78061190     16.89%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    462266877                       # Class of committed instruction
system.switch_cpus09.commit.refs            187142711                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts        18670011                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         377430998                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           462266877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.576535                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.576535                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    479898455                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     37669043                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    565805121                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       32436511                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        57814112                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       968636                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts          473                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles     23914999                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          91673371                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        72658080                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           520639384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       170083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts            485828715                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles          222                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles       1937506                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.154064                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     73424354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     43981595                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.816473                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    595032718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     1.000624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.419872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      484724313     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1       15288850      2.57%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2       15125187      2.54%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        3608623      0.61%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4       10091488      1.70%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        4031707      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        6508531      1.09%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        5768711      0.97%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       49885308      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    595032718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       975028                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       80147531                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.927219                       # Inst execution rate
system.switch_cpus09.iew.exec_refs          236307922                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         87332239                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles      21907389                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts    130997374                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       457056                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        74636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     94737726                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    556411168                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts    148975683                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       671252                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    551726467                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       756464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents     88371564                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       968636                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles     89290575                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        82978                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads     10419865                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation        12600                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads     25466080                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads     21915820                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores     16676508                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents        12600                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       688977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       286051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       571574682                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           524751646                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.538954                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       308052499                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.881886                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            524899313                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      674301209                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     385041082                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.634302                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.634302                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    298900321     54.11%     54.11% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult     16807767      3.04%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         1518      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead    149214405     27.01%     84.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     87473710     15.84%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    552397721                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt          11658030                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.021104                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        878224      7.53%      7.53% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        93596      0.80%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      7262432     62.30%     70.63% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      3423778     29.37%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    541967557                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads   1667388589                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    506032751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    622783403                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        555951427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       552397721                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       459741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     94144148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        72519                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        47117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     62631064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    595032718                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.928348                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.789943                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    408453256     68.64%     68.64% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     62204001     10.45%     79.10% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     37782470      6.35%     85.45% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     23562388      3.96%     89.41% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4     19685591      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5     18069816      3.04%     95.75% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      9894041      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      7563314      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      7817841      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    595032718                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.928348                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses     22088194                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     44170118                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses     18718895                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes     27783482                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads     18286061                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores     11550897                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads    130997374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     94737726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     670086375                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      1644295                       # number of misc regfile writes
system.switch_cpus09.numCycles              595033293                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               1400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles     119441638                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    471437906                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents     20419097                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       42485995                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents    258356880                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents       106567                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    909673630                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    559613935                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    570540800                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        70794810                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     48308144                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       968636                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles    321944962                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       99102752                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    690776649                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     39396671                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       486729                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts       140621210                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       471336                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups     15516002                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads         1104305799                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes        1125908079                       # The number of ROB writes
system.switch_cpus09.timesIdled                    38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads       12479055                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       6241262                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    99.213528                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      39405027                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     39717393                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       960042                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     82218472                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       138397                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       168304                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        29907                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      91772468                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       4490309                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads       144502584                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes      144217029                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       959928                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         72774188                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     35323228                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       412240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     94808304                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    377887791                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    462844920                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    582723343                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.794279                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.119927                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    480461552     82.45%     82.45% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     26234625      4.50%     86.95% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2     13662506      2.34%     89.30% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      6543633      1.12%     90.42% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      6763062      1.16%     91.58% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      7206462      1.24%     92.82% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1713923      0.29%     93.11% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      4814352      0.83%     93.94% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     35323228      6.06%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    582723343                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      3306390                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       422413729                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads           109219367                       # Number of loads committed
system.switch_cpus10.commit.membars            569014                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    260741137     56.33%     56.33% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult     14711006      3.18%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         1484      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead    109219367     23.60%     83.11% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     78171926     16.89%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    462844920                       # Class of committed instruction
system.switch_cpus10.commit.refs            187391293                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts        18698049                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         377887791                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           462844920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.574626                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.574626                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    479876278                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred          297                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     37718673                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    566616686                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       32392626                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        57764457                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       967504                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts          464                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles     24030590                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          91772468                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        72740728                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           520557848                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       169765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            486454509                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1935236                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.154231                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     73505981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     44033733                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.817527                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    595031458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     1.001967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.421138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      484564240     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1       15311428      2.57%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2       15149805      2.55%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        3620612      0.61%     87.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4       10102949      1.70%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        4051010      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        6502367      1.09%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        5784641      0.97%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       49944406      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    595031458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       974099                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       80256486                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.928683                       # Inst execution rate
system.switch_cpus10.iew.exec_refs          236724370                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         87473888                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles      21784087                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts    131196374                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       456711                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        72027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     94897046                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    557249291                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts    149250482                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       667403                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    552596130                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       753351                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents     88395127                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       967504                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles     89311755                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        81758                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads     10436228                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses          722                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation        12605                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads     25554793                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads     21977006                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores     16725120                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents        12605                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       687947                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       286152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       572486737                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           525532919                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.538906                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       308516376                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.883201                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            525681850                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      675357780                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     385618284                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.635071                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.635071                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    299329031     54.10%     54.10% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult     16828793      3.04%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         1484      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead    149489490     27.02%     84.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     87614735     15.84%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    553263533                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt          11668780                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.021091                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        877616      7.52%      7.52% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        92539      0.79%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      7279648     62.39%     70.70% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      3418977     29.30%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    542815988                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads   1669072135                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    506785467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    623837073                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        556790033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       553263533                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       459258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     94404368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        71317                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        47018                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     62764943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    595031458                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.929806                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.790934                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    408164740     68.60%     68.60% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     62292652     10.47%     79.06% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     37823070      6.36%     85.42% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     23628416      3.97%     89.39% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4     19711069      3.31%     92.70% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5     18111382      3.04%     95.75% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      9894321      1.66%     97.41% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      7574083      1.27%     98.68% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      7831725      1.32%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    595031458                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.929805                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses     22116325                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     44226486                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses     18747452                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes     27828149                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads     18283284                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores     11511495                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads    131196374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     94897046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     671101004                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      1642626                       # number of misc regfile writes
system.switch_cpus10.numCycles              595032075                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               2618                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles     119158905                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    472013453                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents     20585049                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       42490648                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents    259128965                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents       104788                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    910984651                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    560427628                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    571340212                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        70813609                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     47477822                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       967504                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles    321968349                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       99326757                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    691796437                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     39632440                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       486038                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts       141272561                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       470892                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups     15539640                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads         1105049816                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes        1127616800                       # The number of ROB writes
system.switch_cpus10.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads       12498112                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       6250789                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    99.199647                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      39361529                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     39679102                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       960984                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     82122161                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       142758                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       153745                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        10987                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      91660885                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       4479710                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads       144298107                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes      144002691                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       960875                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         72696374                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     35231254                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       417336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     94427708                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    377410205                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    462229824                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    582771075                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.793158                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.117924                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    480517933     82.45%     82.45% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     26288535      4.51%     86.96% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2     13686103      2.35%     89.31% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      6543790      1.12%     90.44% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      6762504      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      7201909      1.24%     92.83% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1745209      0.30%     93.13% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      4793838      0.82%     93.95% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     35231254      6.05%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    582771075                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      3302188                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       421841743                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads           109042949                       # Number of loads committed
system.switch_cpus11.commit.membars            576636                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    260448496     56.35%     56.35% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult     14680310      3.18%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         1492      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead    109042949     23.59%     83.11% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     78056577     16.89%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    462229824                       # Class of committed instruction
system.switch_cpus11.commit.refs            187099526                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts        18657228                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         377410205                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           462229824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.576623                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.576623                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    479872653                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     37656047                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    565655361                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       32466907                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        57847881                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       968473                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts          384                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles     23877173                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          91660885                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        72637752                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           520660232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       169663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            485691671                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles           41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1937164                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.154043                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     73404228                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     43983997                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.816242                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    595033088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     1.000371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.419547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      484741941     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1       15292392      2.57%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2       15118340      2.54%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        3614029      0.61%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4       10090606      1.70%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        4032409      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        6511631      1.09%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        5765239      0.97%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       49866501      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    595033088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       975239                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       80141900                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.926980                       # Inst execution rate
system.switch_cpus11.iew.exec_refs          236181076                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         87328066                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles      21789347                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts    130915892                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       462299                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        73296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     94738231                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    556251242                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts    148853010                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       670229                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    551584542                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       753703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents     88121602                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       968473                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles     89036068                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        82558                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads     10416878                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses          724                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation        12520                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads     25406085                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads     21872910                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores     16681630                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents        12520                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       687237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       288002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       571299389                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           524668137                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.539006                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       307933842                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.881745                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            524816248                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      674121722                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     384974504                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.634267                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.634267                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    298903947     54.12%     54.12% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult     16787841      3.04%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         1492      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead    149091379     27.00%     84.16% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     87470113     15.84%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    552254772                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt          11651562                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.021098                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        884259      7.59%      7.59% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        93421      0.80%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      7248066     62.21%     70.60% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      3425816     29.40%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    541831341                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads   1667121648                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    505962330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    622514328                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        555786146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       552254772                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       465096                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     94021279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        71243                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        47760                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     62496343                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    595033088                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.928108                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.789386                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    408446009     68.64%     68.64% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     62214695     10.46%     79.10% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     37823830      6.36%     85.45% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     23528616      3.95%     89.41% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4     19688853      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5     18077010      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      9905651      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      7555191      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      7793233      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    595033088                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.928107                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses     22074993                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     44143788                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses     18705807                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes     27769670                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads     18299197                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores     11608161                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads    130915892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     94738231                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     669876308                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      1663028                       # number of misc regfile writes
system.switch_cpus11.numCycles              595033651                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               1042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles     119131055                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    471394297                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents     20356377                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       42498697                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents    257683655                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents       102160                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    909347353                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    559446160                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    570343592                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        70817338                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     48892705                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       968473                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles    321817337                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       98949154                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    690560488                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     39800186                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       492528                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts       140379091                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       476942                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups     15506617                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads         1104193408                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes        1125579248                       # The number of ROB writes
system.switch_cpus11.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads       12470373                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       6236814                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    99.248945                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      39292194                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     39589533                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       956335                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     81966516                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       137240                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       166724                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        29484                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      91486943                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       4474583                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted           80                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads       144092853                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes      143806005                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       956228                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         72594240                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     35185542                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       408526                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     94169415                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    376957868                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    461709487                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    582805784                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.792218                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.116758                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    480664185     82.47%     82.47% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     26245928      4.50%     86.98% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2     13681790      2.35%     89.33% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      6545617      1.12%     90.45% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      6755125      1.16%     91.61% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      7196857      1.23%     92.84% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1741173      0.30%     93.14% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      4789567      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     35185542      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    582805784                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      3297917                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       421376262                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads           108963516                       # Number of loads committed
system.switch_cpus12.commit.membars            564150                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    260086703     56.33%     56.33% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult     14680996      3.18%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         1476      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead    108963516     23.60%     83.11% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     77976796     16.89%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    461709487                       # Class of committed instruction
system.switch_cpus12.commit.refs            186940312                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts        18655910                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         376957868                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           461709487                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.578514                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.578514                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    480192487                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred          108                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     37594687                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    564825710                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       32329438                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        57612461                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       963839                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts          387                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles     23934464                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          91486943                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        72511375                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           520794175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       168510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            484915806                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles          139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1927892                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.153751                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     73274430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     43904017                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.814939                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    595032691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.998836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.418077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      484906447     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1       15280508      2.57%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2       15101954      2.54%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        3604475      0.61%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4       10062783      1.69%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        4028521      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        6486117      1.09%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        5763069      0.97%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       49798817      8.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    595032691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       970405                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       80015465                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.925885                       # Inst execution rate
system.switch_cpus12.iew.exec_refs          235995822                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         87232372                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles      21673479                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts    130786709                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       452607                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        72997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     94624335                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    555478648                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts    148763450                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       665506                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    550932494                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       755585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents     88337315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       963839                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles     89254566                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        82097                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads     10410667                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses          706                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation        12516                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads     25428199                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads     21823160                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores     16647515                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents        12516                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       685796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       284609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       570666681                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           524001605                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.538971                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       307572954                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.880626                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            524148681                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      673356452                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     384492031                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.633507                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.633507                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    298438641     54.10%     54.10% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult     16784400      3.04%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         1476      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead    149000511     27.01%     84.16% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     87372972     15.84%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    551598000                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt          11614290                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.021056                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        876793      7.55%      7.55% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        93336      0.80%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      7231605     62.26%     70.62% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      3412556     29.38%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    541143170                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads   1665781681                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    505296988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    621501630                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        555023478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       551598000                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       455170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     93769020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        70727                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        46644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     62312583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    595032691                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.927005                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.788078                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    408546037     68.66%     68.66% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     62249473     10.46%     79.12% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     37792551      6.35%     85.47% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     23544840      3.96%     89.43% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4     19649558      3.30%     92.73% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5     18065129      3.04%     95.77% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      9865644      1.66%     97.43% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      7544508      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      7774951      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    595032691                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.927004                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses     22069120                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     44132027                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses     18704617                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes     27757580                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads     18257820                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores     11523554                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads    130786709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     94624335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     669268188                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      1627794                       # number of misc regfile writes
system.switch_cpus12.numCycles              595033219                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               1473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles     119243000                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    470856634                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents     20552738                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       42377714                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents    258284321                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents       105518                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    908119309                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    558645749                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    569505009                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        70616510                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     49088050                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       963839                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles    322669044                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       98648230                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    689610178                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     39162582                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       481945                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts       140696621                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       466782                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups     15501511                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads         1103495296                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes        1123986883                       # The number of ROB writes
system.switch_cpus12.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads       12469566                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       6236487                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    99.194189                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      39333937                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     39653469                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       959911                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     82052852                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       139284                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       163368                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses        24084                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      91589040                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       4482592                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads       144226530                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes      143938866                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       959795                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         72637894                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     35210188                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       411326                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     94595320                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    377167075                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    461955944                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    582751942                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.792715                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.117408                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    480567404     82.47%     82.47% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     26252946      4.50%     86.97% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2     13681917      2.35%     89.32% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      6553962      1.12%     90.44% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      6760131      1.16%     91.60% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      7193810      1.23%     92.84% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1734888      0.30%     93.13% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      4796696      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     35210188      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    582751942                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      3299829                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       421599131                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads           109008702                       # Number of loads committed
system.switch_cpus13.commit.membars            568561                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    260245976     56.34%     56.34% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult     14682635      3.18%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         1484      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead    109008702     23.60%     83.11% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     78017147     16.89%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    461955944                       # Class of committed instruction
system.switch_cpus13.commit.refs            187025849                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts        18660684                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         377167075                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           461955944                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.577637                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.577637                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    479967565                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred          292                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     37644657                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    565517165                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       32417653                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        57757583                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       967394                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts          452                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles     23922006                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          91589040                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        72603677                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           520696013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       170106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts            485527405                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles          133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles       1935020                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.153923                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     73368547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     43955813                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.815968                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    595032204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     1.000094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.419447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      484792013     81.47%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1       15283188      2.57%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2       15112242      2.54%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        3598016      0.60%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4       10088707      1.70%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        4026536      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        6490369      1.09%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        5772301      0.97%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       49868832      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    595032204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       973761                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       80099251                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.926789                       # Inst execution rate
system.switch_cpus13.iew.exec_refs          236199983                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         87307860                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles      21720660                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts    130933932                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       455638                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        72993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     94726223                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    556146111                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts    148892123                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       669470                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    551469608                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       750871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents     88850613                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       967394                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles     89763091                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        83749                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads     10416914                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses          716                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation        12520                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads     25437197                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads     21925227                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores     16709074                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents        12520                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       688294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       285467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       571214732                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           524520800                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.539009                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       307889804                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.881499                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            524669403                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      673994935                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     384879217                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.633859                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.633859                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    298762306     54.11%     54.11% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult     16794930      3.04%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         1484      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead    149131607     27.01%     84.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     87448751     15.84%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    552139078                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt          11647075                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.021094                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        879871      7.55%      7.55% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        92689      0.80%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      7253136     62.27%     70.62% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      3421379     29.38%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    541709923                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads   1666882720                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    505810975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    622552592                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        555687753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       552139078                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       458358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     94190137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        71588                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        47031                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     62605340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    595032204                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.927915                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.789242                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    408468568     68.65%     68.65% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     62220448     10.46%     79.10% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     37805933      6.35%     85.46% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     23555864      3.96%     89.42% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4     19667267      3.31%     92.72% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5     18068497      3.04%     95.76% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      9885856      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      7565685      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      7794086      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    595032204                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.927914                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses     22076230                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     44146303                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses     18709825                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes     27795142                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads     18270682                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores     11492509                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads    130933932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     94726223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     669823388                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      1639160                       # number of misc regfile writes
system.switch_cpus13.numCycles              595032721                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               1972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles     119592992                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    471109863                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents     20426609                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       42463193                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents    258014360                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents       103414                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    909215983                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    559332057                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    570210398                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        70747601                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     48742333                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       967394                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles    322027112                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       99100488                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    690444174                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     39233908                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       485159                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts       140637657                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       469912                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups     15516061                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads         1104089092                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes        1125384838                       # The number of ROB writes
system.switch_cpus13.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads       12473016                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       6238214                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    99.252452                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      39332509                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     39628753                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       963043                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     82059923                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       142663                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       155559                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses        12896                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      91597195                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       4478934                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads       144161379                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes      143869941                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       962926                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         72604787                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     35184523                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       417930                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     94638121                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    376920047                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    461613726                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    582742592                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.792140                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.116684                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    480604745     82.47%     82.47% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     26259592      4.51%     86.98% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2     13688068      2.35%     89.33% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      6548552      1.12%     90.45% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      6750869      1.16%     91.61% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      7180094      1.23%     92.84% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1730831      0.30%     93.14% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      4795318      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     35184523      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    582742592                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      3297028                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       421274204                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads           108898091                       # Number of loads committed
system.switch_cpus14.commit.membars            578839                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    260108290     56.35%     56.35% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult     14661703      3.18%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         1532      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead    108898091     23.59%     83.11% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     77944110     16.89%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    461613726                       # Class of committed instruction
system.switch_cpus14.commit.refs            186842201                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts        18630216                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         376920047                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           461613726                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.578672                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.578672                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    479981801                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     37628847                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    565275505                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       32428879                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        57764756                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       970502                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts          463                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles     23886748                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          91597195                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        72594790                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           520699282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       170228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            485418870                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1941238                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.153936                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     73362719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     43954106                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.815785                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    595032695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.999795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.418899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      484796548     81.47%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1       15290281      2.57%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2       15102375      2.54%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        3622526      0.61%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4       10079881      1.69%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        4042270      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        6504258      1.09%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        5765009      0.97%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       49829547      8.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    595032695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       977439                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       80066857                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.926184                       # Inst execution rate
system.switch_cpus14.iew.exec_refs          235972459                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         87242444                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles      21783379                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts    130824884                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       463270                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        73722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     94670539                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    555851188                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts    148730015                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       673796                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    551110002                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       755420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents     88374554                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       970502                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles     89291986                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        83486                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads     10405159                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses          751                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation        12534                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads     25390749                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads     21926777                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores     16726405                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents        12534                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       689347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       288092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       570773797                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           524208142                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.539018                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       307657546                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.880973                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            524356599                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      673534785                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     384652504                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.633444                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.633444                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    298653541     54.13%     54.13% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult     16773140      3.04%     57.16% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         1532      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead    148970234     27.00%     84.16% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     87385355     15.84%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    551783802                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt          11633477                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.021083                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        880510      7.57%      7.57% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        92870      0.80%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      7234759     62.19%     70.56% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      3425338     29.44%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    541373259                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads   1666224491                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    505527822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    622331416                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        555385183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       551783802                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       466005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     94237379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        72453                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        48075                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     62627674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    595032695                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.927317                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.788544                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    408534980     68.66%     68.66% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     62230026     10.46%     79.12% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     37790968      6.35%     85.47% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     23534379      3.96%     89.42% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4     19673099      3.31%     92.73% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5     18050119      3.03%     95.76% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      9890606      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      7546068      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      7782450      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    595032695                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.927316                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses     22044020                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     44081734                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses     18680320                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes     27768658                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads     18268642                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores     11533933                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads    130824884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     94670539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     669215712                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      1665310                       # number of misc regfile writes
system.switch_cpus14.numCycles              595033057                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               1636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles     119212297                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    470777298                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents     20370126                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       42465087                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents    257661529                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents       104310                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    908737632                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    559068568                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    569960028                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        70735167                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     48971138                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       970502                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles    321884583                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       99182641                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    690095235                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     39765050                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       493236                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts       140450656                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       477708                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups     15497440                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads         1103806042                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes        1124795913                       # The number of ROB writes
system.switch_cpus14.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads       12453341                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       6228382                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    99.186046                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      39291112                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     39613548                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       957249                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     81968275                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       138453                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       158181                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        19728                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      91478821                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       4474292                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads       144070125                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes      143786232                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       957133                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         72566719                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     35186275                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       405818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     94272223                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    376854415                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    461599711                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    582792301                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.792048                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.116708                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    480699908     82.48%     82.48% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     26227149      4.50%     86.98% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2     13666807      2.35%     89.33% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      6535054      1.12%     90.45% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      6755679      1.16%     91.61% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      7194854      1.23%     92.84% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1739425      0.30%     93.14% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      4787150      0.82%     93.96% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     35186275      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    582792301                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      3297273                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       421281876                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads           108949400                       # Number of loads committed
system.switch_cpus15.commit.membars            560438                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    260002134     56.33%     56.33% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult     14680477      3.18%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         1474      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead    108949400     23.60%     83.11% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     77966226     16.89%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    461599711                       # Class of committed instruction
system.switch_cpus15.commit.refs            186915626                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts        18658658                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         376854415                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           461599711                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.578945                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.578945                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    480092290                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     37598021                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    564821872                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       32393393                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        57704196                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       964705                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts          459                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles     23877189                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          91478821                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        72514994                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           520787797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       167957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts            484899226                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles          195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles       1929642                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.153738                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     73278956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     43903857                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.814912                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    595031775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.998821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.418166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      484926574     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1       15271118      2.57%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2       15094871      2.54%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        3590482      0.60%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4       10075151      1.69%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        4017413      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        6489158      1.09%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        5760541      0.97%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       49806467      8.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    595031775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       970962                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       80000301                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.925767                       # Inst execution rate
system.switch_cpus15.iew.exec_refs          235975788                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         87225914                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles      21678498                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts    130797149                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       449691                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        73777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     94618075                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    555468442                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts    148749874                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       666813                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    550861181                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       755171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents     88388403                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       964705                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles     89304460                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        83726                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads     10409735                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses          699                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation        12456                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads     25412430                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads     21847729                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores     16651840                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents        12456                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       685622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       285340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       570659058                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           523945177                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.538980                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       307574005                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.880532                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            524092146                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      673282047                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     384453627                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.633334                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.633334                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    298386081     54.10%     54.10% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult     16786120      3.04%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         1474      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead    148988035     27.01%     84.16% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     87366293     15.84%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    551528003                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt          11632101                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.021091                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        876673      7.54%      7.54% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        93026      0.80%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      7239865     62.24%     70.58% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      3422537     29.42%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    541088769                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads   1665654761                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    505238131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    621587382                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        555015965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       551528003                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       452477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     93868659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        71432                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        46659                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     62393293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    595031775                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.926888                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.788382                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    408646832     68.68%     68.68% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     62179426     10.45%     79.13% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     37774288      6.35%     85.47% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     23513316      3.95%     89.43% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4     19651773      3.30%     92.73% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5     18053759      3.03%     95.76% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      9881352      1.66%     97.42% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      7552178      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      7778851      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    595031775                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.926887                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses     22071335                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     44136544                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses     18707046                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes     27761172                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads     18276606                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores     11540623                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads    130797149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     94618075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     669250331                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      1617104                       # number of misc regfile writes
system.switch_cpus15.numCycles              595032379                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               2314                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles     119123954                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    470737943                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents     20331334                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       42419587                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents    258030105                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents       104287                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    908153644                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    558654409                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    569515516                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        70672902                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     49411109                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       964705                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles    322661056                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       98777477                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    689625105                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     39189568                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       478843                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts       140410258                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       463795                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups     15503991                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads         1103474060                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes        1123985447                       # The number of ROB writes
system.switch_cpus15.timesIdled                    36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads       12471172                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       6237272                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    99.255872                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      39401552                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     39696948                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       960767                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     82199040                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       140680                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       156471                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        15791                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      91741832                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       4487503                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads       144459546                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes      144168363                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       960653                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         72751324                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     35290381                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       412243                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     94742667                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    377752162                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    462669404                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    582734768                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.793962                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.119212                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    480449238     82.45%     82.45% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     26269594      4.51%     86.96% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2     13675692      2.35%     89.30% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      6545657      1.12%     90.43% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      6763536      1.16%     91.59% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      7208892      1.24%     92.82% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1732643      0.30%     93.12% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      4799135      0.82%     93.94% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     35290381      6.06%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    582734768                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      3304792                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       422247653                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads           109175958                       # Number of loads committed
system.switch_cpus16.commit.membars            569897                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    260650479     56.34%     56.34% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult     14705670      3.18%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         1498      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead    109175958     23.60%     83.11% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     78135799     16.89%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    462669404                       # Class of committed instruction
system.switch_cpus16.commit.refs            187311757                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts        18688707                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         377752162                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           462669404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.575198                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.575198                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    479843570                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred          186                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     37704396                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    566381730                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       32435210                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        57815392                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       968256                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts          409                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles     23971566                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          91741832                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        72717291                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           520582128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       169991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            486265362                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles          220                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles       1936740                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.154179                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     73483273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     44029735                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.817206                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    595033996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     1.001591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.420833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      484612346     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1       15310925      2.57%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2       15140291      2.54%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        3613052      0.61%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4       10102668      1.70%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        4036962      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        6504479      1.09%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        5778710      0.97%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       49934563      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    595033996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       974805                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       80225322                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.928274                       # Inst execution rate
system.switch_cpus16.iew.exec_refs          236587565                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         87438979                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles      21774978                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts    131133429                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       456959                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        73820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     94867984                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    557009940                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts    149148586                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       668984                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    552355039                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       755786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents     88476427                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       968256                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles     89396875                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        81387                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads     10431939                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses          714                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation        12558                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads     25508487                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads     21957441                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores     16732163                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents        12558                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       688031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       286774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       572171680                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           525337860                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.538968                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       308382240                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.882870                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            525486196                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      675067042                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     385481398                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.634841                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.634841                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    299232701     54.11%     54.11% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult     16821754      3.04%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         1498      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead    149387521     27.01%     84.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     87580549     15.84%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    553024023                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt          11658053                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.021081                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        881030      7.56%      7.56% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        92195      0.79%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      7263579     62.31%     70.65% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      3421249     29.35%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    542570753                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads   1668595472                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    506600056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    623532349                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        556550341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       553024023                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       459599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     94340399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        71790                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        47356                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     62687647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    595033996                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.929399                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.790484                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    408213947     68.60%     68.60% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     62287569     10.47%     79.07% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     37843285      6.36%     85.43% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     23591149      3.96%     89.40% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4     19712179      3.31%     92.71% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5     18095324      3.04%     95.75% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      9902444      1.66%     97.41% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      7568355      1.27%     98.69% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      7819744      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    595033996                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.929399                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses     22111323                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     44216413                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses     18737804                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes     27829520                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads     18313112                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores     11558572                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads    131133429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     94867984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     670849816                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      1642642                       # number of misc regfile writes
system.switch_cpus16.numCycles              595034302                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles                391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles     119324442                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    471840109                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents     20496665                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       42502779                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents    258542368                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents       107706                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    910593683                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    560185813                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    571084625                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        70833323                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     48127063                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       968256                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles    321987942                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       99244383                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    691490592                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     39417251                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       486556                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts       140949216                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       471208                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups     15536436                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads         1104852597                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes        1127125537                       # The number of ROB writes
system.switch_cpus16.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads       12491700                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       6247521                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    86.065285                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits     171384115                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups    199132687                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect      2984387                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted    388847194                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits     22331394                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups     22339857                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses         8463                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups     501302026                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS      32054436                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads       783501936                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes      760187355                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts      2983417                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches        477128439                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events    194223696                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls     29415963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts    166780432                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts   2766849327                       # Number of instructions committed
system.switch_cpus17.commit.committedOps   3150734698                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples   2526804374                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     1.246925                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.368313                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0   1606566947     63.58%     63.58% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1    393151310     15.56%     79.14% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2    119949414      4.75%     83.89% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3     72443504      2.87%     86.75% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4     45166444      1.79%     88.54% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5     34731970      1.37%     89.92% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6     31758769      1.26%     91.17% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7     28812320      1.14%     92.31% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8    194223696      7.69%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total   2526804374                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls     29527746                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts      2616199898                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads           619470004                       # Number of loads committed
system.switch_cpus17.commit.membars          35952117                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu   1729180903     54.88%     54.88% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult     58989749      1.87%     56.75% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd     54351920      1.73%     58.48% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp     35952871      1.14%     59.62% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt     14795810      0.47%     60.09% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult     49026263      1.56%     61.65% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc     58998960      1.87%     63.52% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv      8255669      0.26%     63.78% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc     51185072      1.62%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu      3268288      0.10%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead    619470004     19.66%     85.17% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite    467259189     14.83%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total   3150734698                       # Class of committed instruction
system.switch_cpus17.commit.refs           1086729193                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts       485386925                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts        2766849327                       # Number of Instructions Simulated
system.switch_cpus17.committedOps          3150734698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     0.921090                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               0.921090                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles   1911543068                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred          985                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved    170000945                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts   3346240619                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles      148859092                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles       362602382                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles      3025219                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts         2447                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles    122484484                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches         501302026                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines       358503790                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles          2185656925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes      1587946                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts           2984530176                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles       6052378                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.196703                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles    359830965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches    225769945                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              1.171085                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples   2548514246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     1.330072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.685098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0     1924965320     75.53%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1       77575063      3.04%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2       39644707      1.56%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3       66796372      2.62%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4       80723593      3.17%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5       27758275      1.09%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6       18598399      0.73%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7       40443133      1.59%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8      272009384     10.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total   2548514246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                  3645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts      4031962                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches      490475643                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                 120                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           1.293634                       # Inst execution rate
system.switch_cpus17.iew.exec_refs         1172037441                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores        473881993                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles     184070275                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts    647922061                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts     29520511                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts        29748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts    480448938                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts   3317099830                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts    698155448                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts      5157793                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts   3296848423                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents      1498251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents     80914570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles      3025219                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles     82649891                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked         1039                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads     47712036                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses         4324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation        71162                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads     53339511                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads     28452024                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores     13189716                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents        71162                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect      1652294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect      2379668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers      3206445975                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count          3241704408                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.600297                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers      1924820057                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             1.271996                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent           3242281111                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads     3364161495                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes    2016106837                       # number of integer regfile writes
system.switch_cpus17.ipc                     1.085670                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               1.085670                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu   1772946622     53.69%     53.69% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult     59019414      1.79%     55.48% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd     57645415      1.75%     57.23% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp     35954081      1.09%     58.32% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt     16131875      0.49%     58.80% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult     50612926      1.53%     60.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc     58998985      1.79%     62.12% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv      9882379      0.30%     62.42% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc     63298608      1.92%     64.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu      3268288      0.10%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc           46      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead    698528894     21.15%     85.59% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite    475718615     14.41%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total   3302006216                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt          83711259                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.025352                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu       4800532      5.73%      5.73% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult        11115      0.01%      5.75% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%      5.75% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%      5.75% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%      5.75% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt          139      0.00%      5.75% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult      6359380      7.60%     13.34% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc      4089739      4.89%     18.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            1      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc      3076839      3.68%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     21.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead     33213262     39.68%     61.58% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite     32160252     38.42%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses   2785601481                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads   8062044973                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses   2717108942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes   2799901035                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded       3287579198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued      3302006216                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded     29520512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined    166364887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        40444                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved       104549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined    321257517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples   2548514246                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     1.295659                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.958756                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0   1410363924     55.34%     55.34% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1    385015112     15.11%     70.45% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2    227182902      8.91%     79.36% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3    148238380      5.82%     85.18% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4    136793656      5.37%     90.55% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5     85779064      3.37%     93.91% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6     77728063      3.05%     96.96% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7     43833322      1.72%     98.68% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8     33579823      1.32%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total   2548514246                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 1.295657                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses    600115926                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads   1174233408                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses    524595466                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes    683634402                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads     44745314                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores     51170885                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads    647922061                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores    480448938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads    5224753228                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes    339044554                       # number of misc regfile writes
system.switch_cpus17.numCycles             2548517891                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.rename.BlockCycles     284846415                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps   3364337555                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents     41155583                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles      206091535                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents    110162116                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        31184                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups   6359131181                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts   3329182065                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands   3585283616                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles       427014027                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents     56246764                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles      3025219                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles    272210596                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps      220945945                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups   3345697541                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles   1355326445                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts     40221636                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts       616070011                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts     29520721                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups    752072149                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads         5650093221                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes        6656744589                       # The number of ROB writes
system.switch_cpus17.timesIdled                    17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads      620713700                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes     391330734                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    37.794199                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits     166607601                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups    440828502                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect      3253392                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted    440188824                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits     25706216                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups     25716195                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses         9979                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups     557117466                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS      33124163                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted          198                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads       828054843                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes      800905301                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts      3252113                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches        533451813                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events    184539033                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls     33858635                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts    167487895                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts   2703694749                       # Number of instructions committed
system.switch_cpus18.commit.committedOps   3069699530                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples   2526752758                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.214879                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.343914                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0   1638555752     64.85%     64.85% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1    375962927     14.88%     79.73% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2    103944962      4.11%     83.84% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3     72786165      2.88%     86.72% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4     58993772      2.33%     89.06% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5     27522878      1.09%     90.15% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6     33544441      1.33%     91.47% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7     30902828      1.22%     92.70% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8    184539033      7.30%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total   2526752758                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls     30225717                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts      2481394561                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads           607002547                       # Number of loads committed
system.switch_cpus18.commit.membars          37620067                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu   1721798826     56.09%     56.09% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult     11325759      0.37%     56.46% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd     62564543      2.04%     58.50% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp     41382888      1.35%     59.85% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt     17031414      0.55%     60.40% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult     56430738      1.84%     62.24% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc     67911034      2.21%     64.45% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv      9503290      0.31%     64.76% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc     58919360      1.92%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu      3761892      0.12%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead    607002547     19.77%     86.58% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite    412067239     13.42%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total   3069699530                       # Class of committed instruction
system.switch_cpus18.commit.refs           1019069786                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts       479238069                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts        2703694749                       # Number of Instructions Simulated
system.switch_cpus18.committedOps          3069699530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.942606                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.942606                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles   1877161907                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred         1293                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved    166233050                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts   3266563794                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles      175407504                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles       395644743                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles      3265217                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts         5327                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles     97037699                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches         557117466                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines       361749338                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles          2181125983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes       782254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts           2916399764                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles         2292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles       6532992                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.218604                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles    364122174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches    225437980                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.144351                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples   2548517080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.294040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.652735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0     1931023782     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1       85955008      3.37%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2       45300252      1.78%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3       59430293      2.33%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4       79874037      3.13%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5       24011063      0.94%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6       26312327      1.03%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7       27272231      1.07%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8      269338087     10.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total   2548517080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                   811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts      3655784                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches      545908450                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.250003                       # Inst execution rate
system.switch_cpus18.iew.exec_refs         1075749866                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores        417078745                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles      18540912                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts    633709283                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts     33978429                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts        70174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts    421097640                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts   3237187411                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts    658671121                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts      5223554                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts   3185653878                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents          193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents      3719918                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles      3265217                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles      3732069                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked          326                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads     15429481                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        17828                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads     26458597                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads     26706731                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores      9030394                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        17828                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect      1740461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect      1915323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers      3166026129                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count          3157123013                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.588391                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers      1862860019                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.238807                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent           3157941188                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads     3030404694                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes    1896829256                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.060889                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.060889                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu   1761730679     55.21%     55.21% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult     11326367      0.35%     55.57% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd     66357002      2.08%     57.65% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp     41384207      1.30%     58.94% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt     17932984      0.56%     59.50% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult     58259086      1.83%     61.33% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc     67911065      2.13%     63.46% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv     11376768      0.36%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc     72873816      2.28%     66.10% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     66.10% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     66.10% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     66.10% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu      3761892      0.12%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead    658697384     20.64%     86.86% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite    419266117     13.14%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total   3190877437                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          65538389                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.020539                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu       4757192      7.26%      7.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult           36      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt          163      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult      8119720     12.39%     19.65% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc      4385580      6.69%     26.34% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            3      0.00%     26.34% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc      1859922      2.84%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead     19270015     29.40%     58.58% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite     27145758     41.42%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses   2687331400                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads   7878531748                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses   2634501455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes   2709088417                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded       3203208979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued      3190877437                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded     33978432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined    167487854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued         8719                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved       119797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined    351780714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples   2548517080                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.252053                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     1.984521                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0   1492771581     58.57%     58.57% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1    340467745     13.36%     71.93% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2    200423065      7.86%     79.80% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3    133453608      5.24%     85.03% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4    140411893      5.51%     90.54% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     76619298      3.01%     93.55% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6     82275898      3.23%     96.78% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7     45948648      1.80%     98.58% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8     36145344      1.42%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total   2548517080                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.252052                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses    569084362                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads   1117287309                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses    522621558                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes    695604389                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads     16894618                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores     22579685                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads    633709283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores    421097640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads    4866695828                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes    390257531                       # number of misc regfile writes
system.switch_cpus18.numCycles             2548517891                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles      30966017                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps   3365343510                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents     12064930                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles      221500497                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents    247301769                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents        18562                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups   6194147503                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts   3246706944                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands   3594042913                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles       446528267                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents        45363                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles      3265217                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles    333937833                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps      228699373                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups   3031428199                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles   1512319239                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts     46296996                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts       501254108                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts     33978662                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups    807830472                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads         5579398160                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes        6496139673                       # The number of ROB writes
system.switch_cpus18.timesIdled                    13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads      660593737                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes     423406439                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         2785                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       937608                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19390318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3385142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     38592600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4322750                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          129624924                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           22                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     28855623                       # Transaction distribution
system.membus.trans_dist::CleanEvict        122717852                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           745213                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         493074                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          932168                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         5904                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         5904                       # Transaction distribution
system.membus.trans_dist::ReadExReq          23568732                       # Transaction distribution
system.membus.trans_dist::ReadExResp         23568730                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     129624071                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            87                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5784084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5954850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11738934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port     12545023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port     14837442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     27382465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     12533739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     14843369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     27377108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     12809094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     14555625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     27364719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     12806893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     14547921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     27354814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     12811067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     14542140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     27353207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     12827103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     14571429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     27398532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     12444259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     14934258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     27378517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     12417910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     14877463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     27295373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     12423811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     14887315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     27311126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     12816226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     14569313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     27385539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     12787595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     14538260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     27325855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     12786774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     14552186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     27338960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     12427409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     14912482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     27339891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     12430777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     14902756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     27333533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     12415476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     14882960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     27298436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     12812886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     14566767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     27379653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              449358434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    362430208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    363417600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    725847808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    636361216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    697781632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total   1334142848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    635999360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    698828928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total   1334828288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    656318464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    677002880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total   1333321344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    656224384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    676955136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total   1333179520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    655950592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    676187904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total   1332138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    656818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    677471104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total   1334289664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    627933568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    706251904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total   1334185472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    625970304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    702536960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total   1328507264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    626515200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    703146112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total   1329661312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    656219648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    677209088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total   1333428736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    655243520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    676242048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total   1331485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    654950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    676429312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total   1331379968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    626610432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    704190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total   1330801408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    626931840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    704405632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total   1331337472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    626112768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    703405440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total   1329518208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    656384896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    677383040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total   1333767936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             22041934720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         10784757                       # Total snoops (count)
system.membus.snoopTraffic                 1261131264                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         154542428                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.792665                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.592295                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                57588721     37.26%     37.26% # Request fanout histogram
system.membus.snoop_fanout::1                15312850      9.91%     47.17% # Request fanout histogram
system.membus.snoop_fanout::2                 9222560      5.97%     53.14% # Request fanout histogram
system.membus.snoop_fanout::3                 7050332      4.56%     57.70% # Request fanout histogram
system.membus.snoop_fanout::4                 5715731      3.70%     61.40% # Request fanout histogram
system.membus.snoop_fanout::5                 4864974      3.15%     64.55% # Request fanout histogram
system.membus.snoop_fanout::6                 4362184      2.82%     67.37% # Request fanout histogram
system.membus.snoop_fanout::7                 4097788      2.65%     70.02% # Request fanout histogram
system.membus.snoop_fanout::8                 3963874      2.56%     72.59% # Request fanout histogram
system.membus.snoop_fanout::9                 3860100      2.50%     75.09% # Request fanout histogram
system.membus.snoop_fanout::10                3739996      2.42%     77.51% # Request fanout histogram
system.membus.snoop_fanout::11                3774161      2.44%     79.95% # Request fanout histogram
system.membus.snoop_fanout::12                4440095      2.87%     82.82% # Request fanout histogram
system.membus.snoop_fanout::13                6304974      4.08%     86.90% # Request fanout histogram
system.membus.snoop_fanout::14                8838258      5.72%     92.62% # Request fanout histogram
system.membus.snoop_fanout::15                8458721      5.47%     98.09% # Request fanout histogram
system.membus.snoop_fanout::16                2010918      1.30%     99.39% # Request fanout histogram
system.membus.snoop_fanout::17                   9342      0.01%     99.40% # Request fanout histogram
system.membus.snoop_fanout::18                  32209      0.02%     99.42% # Request fanout histogram
system.membus.snoop_fanout::19                  77202      0.05%     99.47% # Request fanout histogram
system.membus.snoop_fanout::20                 135433      0.09%     99.56% # Request fanout histogram
system.membus.snoop_fanout::21                 180643      0.12%     99.68% # Request fanout histogram
system.membus.snoop_fanout::22                 187123      0.12%     99.80% # Request fanout histogram
system.membus.snoop_fanout::23                 151548      0.10%     99.89% # Request fanout histogram
system.membus.snoop_fanout::24                  94577      0.06%     99.96% # Request fanout histogram
system.membus.snoop_fanout::25                  46006      0.03%     99.99% # Request fanout histogram
system.membus.snoop_fanout::26                  16742      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                   4433      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                    838      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                     88      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      7      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              30                       # Request fanout histogram
system.membus.snoop_fanout::total           154542428                       # Request fanout histogram
system.membus.respLayer19.occupancy       88002426973                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy            523368                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            529863                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       88060961891                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy            519617                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       88011625910                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy            502764                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       87905024483                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer34.occupancy            528923                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       87855499454                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer30.occupancy            608204                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       87978898829                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer54.occupancy            530360                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            529988                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       88123770484                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer38.occupancy            545597                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       88110664670                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        307991756611                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        343065587127                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              32.3                       # Layer utilization (%)
system.membus.respLayer51.occupancy       87990521250                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer59.occupancy       87854219627                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy            491796                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       88093552302                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy            503656                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       88165207849                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer42.occupancy            481335                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            482339                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       87951606725                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy        88069965460                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy             557521                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38353241778                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy        88108622553                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             563089                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            491796                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       87991510895                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.3                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean         204989                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  246368.634779                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value        16720                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       641603                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  937264964061                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      3074835                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    334314945                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     72594728                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      406909673                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    334314945                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     72594728                       # number of overall hits
system.cpu14.icache.overall_hits::total     406909673                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          184                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           60                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          184                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           60                       # number of overall misses
system.cpu14.icache.overall_misses::total          244                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst      8779976                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      8779976                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst      8779976                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      8779976                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    334315129                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     72594788                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    406909917                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    334315129                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     72594788                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    406909917                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 146332.933333                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 35983.508197                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 146332.933333                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 35983.508197                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            4                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            4                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           56                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      8025510                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      8025510                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      8025510                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      8025510                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 143312.678571                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 143312.678571                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 143312.678571                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 143312.678571                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    334314945                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     72594728                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     406909673                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           60                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst      8779976                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      8779976                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    334315129                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     72594788                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    406909917                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 146332.933333                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 35983.508197                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            4                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      8025510                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      8025510                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 143312.678571                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 143312.678571                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         193.739698                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         406909913                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1695457.970833                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965084116                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   164.455558                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    29.284140                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.263551                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.046930                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.310480                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15869487003                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15869487003                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    155365887                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data    170396348                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      325762235                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    155365887                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data    170396348                       # number of overall hits
system.cpu14.dcache.overall_hits::total     325762235                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      8232585                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data     19415985                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     27648570                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      8232585                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data     19415985                       # number of overall misses
system.cpu14.dcache.overall_misses::total     27648570                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 2052186759371                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 2052186759371                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 2052186759371                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 2052186759371                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    163598472                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data    189812333                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    353410805                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    163598472                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data    189812333                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    353410805                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.050322                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.102290                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.078234                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.050322                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.102290                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.078234                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 105695.732633                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 74223.974671                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 105695.732633                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 74223.974671                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      2234457                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         8665                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          114449                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           435                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    19.523604                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    19.919540                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      3306267                       # number of writebacks
system.cpu14.dcache.writebacks::total         3306267                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data     10086630                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total     10086630                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data     10086630                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total     10086630                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      9329355                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      9329355                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      9329355                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      9329355                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 1032885144156                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 1032885144156                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 1032885144156                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 1032885144156                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.049150                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.026398                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.049150                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.026398                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 110713.457056                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 110713.457056                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 110713.457056                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 110713.457056                       # average overall mshr miss latency
system.cpu14.dcache.replacements             17412843                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     88146701                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     97511452                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     185658153                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      6926298                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data     14772211                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     21698509                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 1707327947774                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 1707327947774                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     95072999                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data    112283663                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    207356662                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.072852                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.131562                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.104643                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 115577.007922                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 78684.113631                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      6869076                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      6869076                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      7903135                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      7903135                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 921291821218                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 921291821218                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.070385                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.038114                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 116572.957594                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 116572.957594                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     67219186                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     72884896                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    140104082                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1306287                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      4643774                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      5950061                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 344858811597                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 344858811597                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     68525473                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     77528670                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    146054143                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.019063                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.059898                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.040739                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 74262.617345                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 57958.869934                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      3217554                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      3217554                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data      1426220                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total      1426220                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data 111593322938                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total 111593322938                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.018396                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.009765                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 78244.115871                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 78244.115871                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       542050                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       413906                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       955956                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         4066                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        41954                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        46020                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   2434609612                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   2434609612                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       546116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       455860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      1001976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007445                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.092033                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.045929                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 58030.452686                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 52903.294481                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        30091                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        30091                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        11863                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        11863                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    614719618                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    614719618                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.026023                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.011840                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 51818.226250                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51818.226250                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       530399                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       386364                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       916763                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        15187                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        27213                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        42400                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    413578662                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    413578662                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       545586                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       413577                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       959163                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027836                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.065799                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.044205                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 15197.834197                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  9754.213726                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        18407                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        18407                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    328036514                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    328036514                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.044507                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.019191                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17821.291574                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17821.291574                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      6506398                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      6506398                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      5798556                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      5798556                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          56.977791                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         345277138                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        17538893                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           19.686370                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965096618                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    23.143019                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    33.834772                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.361610                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.528668                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.890278                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       372910837                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      372910837                       # Number of data accesses
system.cpu15.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   81661.187500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  87951.898075                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value        14778                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       288497                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  937266732317                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1306579                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    334301880                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     72514936                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      406816816                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    334301880                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     72514936                       # number of overall hits
system.cpu15.icache.overall_hits::total     406816816                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          184                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           56                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          240                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          184                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           56                       # number of overall misses
system.cpu15.icache.overall_misses::total          240                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      8742470                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      8742470                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      8742470                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      8742470                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    334302064                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     72514992                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    406817056                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    334302064                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     72514992                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    406817056                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 156115.535714                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 36426.958333                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 156115.535714                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 36426.958333                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          210                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          105                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            5                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      8191760                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      8191760                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      8191760                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      8191760                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 160622.745098                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 160622.745098                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 160622.745098                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 160622.745098                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    334301880                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     72514936                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     406816816                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           56                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      8742470                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      8742470                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    334302064                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     72514992                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    406817056                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 156115.535714                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 36426.958333                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      8191760                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      8191760                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 160622.745098                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 160622.745098                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         191.502699                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         406817051                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             235                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1731136.387234                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967045144                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   164.462694                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    27.040004                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.263562                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.043333                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.306895                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.376603                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15865865419                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15865865419                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    155352742                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data    170481223                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      325833965                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    155352742                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data    170481223                       # number of overall hits
system.cpu15.dcache.overall_hits::total     325833965                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      8272066                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data     19371771                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     27643837                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      8272066                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data     19371771                       # number of overall misses
system.cpu15.dcache.overall_misses::total     27643837                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 2054764666531                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 2054764666531                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 2054764666531                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 2054764666531                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    163624808                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data    189852994                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    353477802                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    163624808                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data    189852994                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    353477802                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.050555                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.102036                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.078205                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.050555                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.102036                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.078205                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 106070.047314                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 74329.937140                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 106070.047314                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 74329.937140                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      2257377                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         8997                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          114707                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           432                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    19.679505                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    20.826389                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      3310356                       # number of writebacks
system.cpu15.dcache.writebacks::total         3310356                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data     10056190                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total     10056190                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data     10056190                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total     10056190                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      9315581                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      9315581                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      9315581                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      9315581                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 1033836535498                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 1033836535498                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 1033836535498                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 1033836535498                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.049067                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.026354                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.049067                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.026354                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 110979.286799                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 110979.286799                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 110979.286799                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 110979.286799                       # average overall mshr miss latency
system.cpu15.dcache.replacements             17442676                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     88129688                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     97548733                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     185678421                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      6962539                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data     14741450                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     21703989                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 1706079230668                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 1706079230668                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     95092227                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data    112290183                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    207382410                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.073219                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.131280                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.104657                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 115733.474704                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 78606.712834                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      6849854                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      6849854                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      7891596                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      7891596                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 920859070810                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 920859070810                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.070279                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038053                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 116688.572351                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 116688.572351                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     67223054                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     72932490                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    140155544                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1309527                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      4630321                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      5939848                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 348685435863                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 348685435863                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     68532581                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     77562811                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    146095392                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.019108                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.059698                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.040657                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 75304.808428                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 58702.753987                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      3206336                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      3206336                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data      1423985                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total      1423985                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data 112977464688                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total 112977464688                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.018359                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.009747                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 79338.942958                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 79338.942958                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       538562                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       401593                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       940155                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         4092                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        40964                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        45056                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   2470173682                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   2470173682                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       542654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       442557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       985211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007541                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.092562                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.045732                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 60301.085880                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 54824.522417                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        29091                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        29091                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        11873                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        11873                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    629626782                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    629626782                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.026828                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.012051                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 53030.134086                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53030.134086                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       527210                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       375109                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       902319                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14936                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        26375                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        41311                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    396552724                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    396552724                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       542146                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       401484                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       943630                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.027550                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.065694                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.043779                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 15035.174370                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9599.204183                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        17610                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        17610                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    314716441                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    314716441                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.043862                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.018662                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17871.461726                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17871.461726                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      5081170                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      5081170                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      4521506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      4521506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          56.984218                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         345342082                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        17565840                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.659867                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967057646                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    23.144876                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    33.839342                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.361639                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.528740                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890378                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       372972483                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      372972483                       # Number of data accesses
system.cpu16.numPwrStateTransitions                24                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   142502.454545                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  214048.307143                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3784                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       668942                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            11                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  937266471369                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      1567527                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    334294398                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     72717225                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      407011623                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    334294398                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     72717225                       # number of overall hits
system.cpu16.icache.overall_hits::total     407011623                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          185                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           64                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          185                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           64                       # number of overall misses
system.cpu16.icache.overall_misses::total          249                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10642774                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10642774                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10642774                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10642774                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    334294583                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     72717289                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    407011872                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    334294583                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     72717289                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    407011872                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 166293.343750                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 42742.064257                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 166293.343750                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 42742.064257                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          116                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            8                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            8                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           56                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      9346530                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      9346530                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      9346530                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      9346530                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 166902.321429                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 166902.321429                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 166902.321429                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 166902.321429                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    334294398                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     72717225                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     407011623                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           64                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10642774                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10642774                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    334294583                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     72717289                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    407011872                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 166293.343750                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 42742.064257                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            8                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      9346530                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      9346530                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 166902.321429                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 166902.321429                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         193.773905                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         407011864                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1688845.908714                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206969006172                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   165.335244                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    28.438662                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.264960                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.045575                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.310535                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15873463249                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15873463249                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    155364265                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data    170849807                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      326214072                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    155364265                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data    170849807                       # number of overall hits
system.cpu16.dcache.overall_hits::total     326214072                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      8277386                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data     19444085                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     27721471                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      8277386                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data     19444085                       # number of overall misses
system.cpu16.dcache.overall_misses::total     27721471                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 2049955164596                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 2049955164596                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 2049955164596                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 2049955164596                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    163641651                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data    190293892                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    353935543                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    163641651                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data    190293892                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    353935543                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.050582                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.102179                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.078324                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.050582                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.102179                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.078324                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 105428.214524                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 73948.282347                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 105428.214524                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 73948.282347                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      2110188                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         8886                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs          111292                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           413                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    18.960824                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    21.515738                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      3324208                       # number of writebacks
system.cpu16.dcache.writebacks::total         3324208                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data     10099472                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total     10099472                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data     10099472                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total     10099472                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      9344613                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      9344613                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      9344613                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      9344613                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 1031107738813                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 1031107738813                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 1031107738813                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 1031107738813                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.049106                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.026402                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.049106                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.026402                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 110342.476335                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 110342.476335                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 110342.476335                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 110342.476335                       # average overall mshr miss latency
system.cpu16.dcache.replacements             17475155                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     88143882                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     97774709                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     185918591                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      6964774                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data     14793190                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     21757964                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 1709547314224                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 1709547314224                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     95108656                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data    112567899                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    207676555                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.073230                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.131416                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.104769                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 115563.128319                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 78571.106847                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      6880315                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      6880315                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      7912875                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      7912875                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 921533482452                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 921533482452                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.070294                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.038102                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 116460.007577                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 116460.007577                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     67220383                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     73075098                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    140295481                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1312612                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      4650895                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      5963507                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 340407850372                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 340407850372                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     68532995                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     77725993                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    146258988                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.019153                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.059837                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.040774                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 73191.901854                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 57081.822889                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      3219157                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      3219157                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data      1431738                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total      1431738                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data 109574256361                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total 109574256361                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.018420                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.009789                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 76532.337873                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 76532.337873                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       536119                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       408166                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       944285                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         3906                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        41544                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        45450                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   2530730940                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2530730940                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       540025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       449710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       989735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007233                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.092380                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.045921                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 60916.881860                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 55681.648845                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        29672                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        29672                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        11872                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        11872                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    604773912                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    604773912                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.026399                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.011995                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 50941.198787                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50941.198787                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       524595                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       381037                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       905632                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14976                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        26879                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        41855                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    408806470                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    408806470                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       539571                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       407916                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       947487                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027755                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.065893                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.044175                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 15209.139849                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  9767.207502                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        18157                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        18157                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    324251415                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    324251415                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.044512                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.019163                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17858.204274                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17858.204274                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      5095458                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      5095458                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      4529422                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      4529422                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          56.994375                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         345765244                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        17599379                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           19.646446                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969018674                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    23.158931                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    33.835443                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.361858                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.528679                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.890537                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       373472144                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      373472144                       # Number of data accesses
system.cpu17.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu17.pwrStateResidencyTicks::ON  937268038896                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst   1966210071                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    358503685                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total     2324713756                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst   1966210071                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    358503685                       # number of overall hits
system.cpu17.icache.overall_hits::total    2324713756                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          886                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst          105                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          991                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          886                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst          105                       # number of overall misses
system.cpu17.icache.overall_misses::total          991                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst     16665405                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total     16665405                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst     16665405                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total     16665405                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst   1966210957                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    358503790                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total   2324714747                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst   1966210957                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    358503790                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total   2324714747                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 158718.142857                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 16816.755802                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 158718.142857                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 16816.755802                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs         2276                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs   284.500000                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks          318                       # number of writebacks
system.cpu17.icache.writebacks::total             318                       # number of writebacks
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst           21                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst           21                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           84                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           84                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst     11300700                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total     11300700                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst     11300700                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total     11300700                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 134532.142857                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 134532.142857                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 134532.142857                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 134532.142857                       # average overall mshr miss latency
system.cpu17.icache.replacements                  318                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst   1966210071                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    358503685                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total    2324713756                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          886                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst          105                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          991                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst     16665405                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total     16665405                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst   1966210957                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    358503790                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total   2324714747                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 158718.142857                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 16816.755802                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst           21                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           84                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst     11300700                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total     11300700                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 134532.142857                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 134532.142857                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         623.061697                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs        2324714726                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             970                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        2396613.119588                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   595.367592                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    27.694105                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.954115                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.044382                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.998496                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     90663876103                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    90663876103                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    736003121                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    989379186                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total     1725382307                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    736003121                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    989379186                       # number of overall hits
system.cpu17.dcache.overall_hits::total    1725382307                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6875752                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data     23136470                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     30012222                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6875752                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data     23136470                       # number of overall misses
system.cpu17.dcache.overall_misses::total     30012222                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 908752166736                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 908752166736                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 908752166736                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 908752166736                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    742878873                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data   1012515656                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total   1755394529                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    742878873                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data   1012515656                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total   1755394529                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.009256                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.022850                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.017097                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.009256                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.022850                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.017097                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 39277.909151                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 30279.403062                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 39277.909151                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 30279.403062                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs        69151                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets        23546                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs            1002                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets            91                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    69.012974                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets   258.747253                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      4891726                       # number of writebacks
system.cpu17.dcache.writebacks::total         4891726                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data     14436973                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total     14436973                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data     14436973                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total     14436973                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      8699497                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      8699497                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      8699497                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      8699497                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 242694061299                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 242694061299                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 242694061299                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 242694061299                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.008592                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.004956                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.008592                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.004956                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 27897.482038                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 27897.482038                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 27897.482038                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 27897.482038                       # average overall mshr miss latency
system.cpu17.dcache.replacements             15577320                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data    419055998                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data    551547729                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     970603727                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6207887                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data     23124502                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     29332389                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 907989868329                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 907989868329                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data    425263885                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data    574672231                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    999936116                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.014598                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.040239                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.029334                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 39265.272321                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 30955.196603                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data     14430226                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total     14430226                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      8694276                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      8694276                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 242519001363                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 242519001363                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.015129                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 27894.099677                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 27894.099677                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data    316947123                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data    437831457                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    754778580                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       667865                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data        11968                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total       679833                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data    762298407                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total    762298407                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data    317614988                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data    437843425                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    755458413                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.002103                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.000027                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.000900                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 63694.719836                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total  1121.302448                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data         6747                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total         6747                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data         5221                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total         5221                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data    175059936                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total    175059936                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 33529.962842                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 33529.962842                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data     19899618                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data     29415920                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total     49315538                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         2020                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data          324                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         2344                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data     18188706                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total     18188706                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data     19901638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data     29416244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total     49317882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.000101                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 56137.981481                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total  7759.686860                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data          324                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total          324                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data     17918490                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total     17918490                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 55303.981481                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55303.981481                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data     19901638                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data     29415764                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total     49317402                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data     19901638                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data     29415764                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total     49317402                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         255.999319                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs        1839592859                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        15577576                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs          118.092369                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   144.537501                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data   111.461818                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.564600                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.435398                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses     59344531592                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses    59344531592                       # Number of data accesses
system.cpu10.numPwrStateTransitions                44                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   210056.047619                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  216013.368842                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value        11404                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       788183                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            21                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  937263627719                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      4411177                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    334307077                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     72740658                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      407047735                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    334307077                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     72740658                       # number of overall hits
system.cpu10.icache.overall_hits::total     407047735                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          184                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           70                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          184                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           70                       # number of overall misses
system.cpu10.icache.overall_misses::total          254                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst     10300718                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     10300718                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst     10300718                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     10300718                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    334307261                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     72740728                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    407047989                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    334307261                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     72740728                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    407047989                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 147153.114286                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 40554.007874                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 147153.114286                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 40554.007874                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst           12                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst           12                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           58                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           58                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      8926832                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      8926832                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      8926832                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      8926832                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 153910.896552                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 153910.896552                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 153910.896552                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 153910.896552                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    334307077                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     72740658                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     407047735                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           70                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst     10300718                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     10300718                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    334307261                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     72740728                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    407047989                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 147153.114286                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 40554.007874                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst           12                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           58                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      8926832                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      8926832                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 153910.896552                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 153910.896552                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         194.920996                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         407047977                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1682016.433884                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957277510                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   164.459860                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    30.461135                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.263557                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.048816                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.312373                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15874871813                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15874871813                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    155352822                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data    170980783                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      326333605                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    155352822                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data    170980783                       # number of overall hits
system.cpu10.dcache.overall_hits::total     326333605                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      8267754                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data     19400825                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     27668579                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      8267754                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data     19400825                       # number of overall misses
system.cpu10.dcache.overall_misses::total     27668579                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 2042462042643                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 2042462042643                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 2042462042643                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 2042462042643                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    163620576                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data    190381608                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    354002184                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    163620576                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data    190381608                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    354002184                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.050530                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.101905                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.078159                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.050530                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.101905                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.078159                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 105277.071601                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 73818.826859                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 105277.071601                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 73818.826859                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      2129547                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets        11491                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          112072                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           462                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    19.001597                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    24.872294                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      3312142                       # number of writebacks
system.cpu10.dcache.writebacks::total         3312142                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data     10054235                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total     10054235                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data     10054235                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total     10054235                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      9346590                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      9346590                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      9346590                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      9346590                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 1030414417439                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 1030414417439                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 1030414417439                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 1030414417439                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.049094                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.026403                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.049094                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.026403                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 110244.957513                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 110244.957513                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 110244.957513                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 110244.957513                       # average overall mshr miss latency
system.cpu10.dcache.replacements             17467097                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     88127597                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     97838460                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     185966057                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      6959831                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data     14781056                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     21740887                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 1708765867446                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 1708765867446                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     95087428                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data    112619516                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    207706944                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.073194                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.131248                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.104671                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 115605.127769                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 78596.879117                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      6861885                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      6861885                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      7919171                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      7919171                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 922603161838                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 922603161838                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.070318                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.038127                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 116502.492728                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 116502.492728                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     67225225                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     73142323                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    140367548                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1307923                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      4619769                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      5927692                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 333696175197                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 333696175197                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     68533148                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     77762092                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    146295240                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.019085                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.059409                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.040519                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 72232.220961                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 56294.452410                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      3192350                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      3192350                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data      1427419                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total      1427419                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data 107811255601                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total 107811255601                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.018356                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.009757                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 75528.808010                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 75528.808010                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       539737                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       407949                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       947686                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         4047                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        41611                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        45658                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   2567186306                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2567186306                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       543784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       449560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       993344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007442                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.092559                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.045964                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 61694.895725                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 56226.429235                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        29758                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        29758                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        11853                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        11853                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    604933384                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    604933384                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.026366                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.011932                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 51036.310132                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51036.310132                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       528306                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       381095                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       909401                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        15033                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        26895                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        41928                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    408472488                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    408472488                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       543339                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       407990                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       951329                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.027668                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.065921                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.044073                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 15187.673843                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9742.236405                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        18143                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        18143                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    324174393                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    324174393                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.044469                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.019071                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17867.739238                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17867.739238                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      4956150                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      4956150                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      4405214                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      4405214                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          56.981816                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         345883915                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        17591738                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           19.661725                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957290012                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    23.145358                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    33.836457                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.361646                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.528695                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.890341                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       373538595                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      373538595                       # Number of data accesses
system.cpu11.numPwrStateTransitions                56                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   148142.740741                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  218372.072463                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         6549                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       699271                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            27                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  937264039042                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      3999854                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    334322879                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     72637694                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      406960573                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    334322879                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     72637694                       # number of overall hits
system.cpu11.icache.overall_hits::total     406960573                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          184                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           56                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          240                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          184                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           56                       # number of overall misses
system.cpu11.icache.overall_misses::total          240                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst      8347764                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      8347764                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst      8347764                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      8347764                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    334323063                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     72637750                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    406960813                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    334323063                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     72637750                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    406960813                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 149067.214286                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34782.350000                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 149067.214286                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34782.350000                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            5                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            5                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           51                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      7627754                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7627754                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      7627754                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7627754                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 149563.803922                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 149563.803922                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 149563.803922                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 149563.803922                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    334322879                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     72637694                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     406960573                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           56                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst      8347764                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      8347764                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    334323063                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     72637750                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    406960813                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 149067.214286                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34782.350000                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            5                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           51                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      7627754                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7627754                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 149563.803922                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 149563.803922                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         191.548491                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         406960808                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             235                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1731748.119149                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959199246                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   164.454646                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    27.093845                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.263549                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.043420                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.306969                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.376603                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15871471942                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15871471942                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    155309983                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data    170612617                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      325922600                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    155309983                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data    170612617                       # number of overall hits
system.cpu11.dcache.overall_hits::total     325922600                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      8285073                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data     19409592                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     27694665                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      8285073                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data     19409592                       # number of overall misses
system.cpu11.dcache.overall_misses::total     27694665                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 2059787558222                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 2059787558222                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 2059787558222                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 2059787558222                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    163595056                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data    190022209                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    353617265                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    163595056                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data    190022209                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    353617265                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.050644                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.102144                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.078318                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.050644                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.102144                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.078318                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 106122.146113                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 74374.886218                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 106122.146113                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 74374.886218                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      2131905                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets        10601                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          112593                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           482                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    18.934614                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    21.993776                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      3320631                       # number of writebacks
system.cpu11.dcache.writebacks::total         3320631                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data     10083650                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total     10083650                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data     10083650                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total     10083650                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      9325942                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      9325942                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      9325942                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      9325942                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 1032372126376                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 1032372126376                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 1032372126376                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 1032372126376                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.049078                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.026373                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.049078                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.026373                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 110698.964928                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 110698.964928                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 110698.964928                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 110698.964928                       # average overall mshr miss latency
system.cpu11.dcache.replacements             17463231                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     88101694                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     97618673                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     185720367                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      6973779                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data     14761843                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     21735622                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 1709414138026                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 1709414138026                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     95075473                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data    112380516                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    207455989                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.073350                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.131356                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.104772                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 115799.506744                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 78645.742828                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      6864166                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      6864166                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      7897677                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      7897677                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 920032361972                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 920032361972                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.070276                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.038069                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 116494.047803                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 116494.047803                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     67208289                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     72993944                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    140202233                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1311294                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      4647749                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      5959043                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 350373420196                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 350373420196                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     68519583                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     77641693                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    146161276                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.019138                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.059862                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.040770                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 75385.615746                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 58796.927660                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      3219484                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      3219484                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data      1428265                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total      1428265                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data 112339764404                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total 112339764404                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.018396                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.009772                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 78654.706517                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 78654.706517                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       541425                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       412880                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       954305                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         4113                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        42239                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        46352                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   2529672980                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   2529672980                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       545538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       455119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      1000657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007539                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.092809                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.046322                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 59889.509221                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 54575.271401                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        30062                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        30062                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        12177                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        12177                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    641764058                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    641764058                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.026756                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.012169                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 52702.969368                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52702.969368                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       529843                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       385702                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       915545                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        15241                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        27230                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        42471                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    411258648                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    411258648                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       545084                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       412932                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       958016                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027961                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.065943                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.044332                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 15103.145354                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  9683.281486                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        18267                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        18267                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    326444812                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    326444812                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.044237                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.019068                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17870.740242                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17870.740242                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      5449086                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      5449086                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      4843224                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      4843224                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          56.979985                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         345483456                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        17588628                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.642434                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959211748                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    23.147864                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    33.832122                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.361685                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.528627                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.890312                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       373164566                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      373164566                       # Number of data accesses
system.cpu12.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   87233.428571                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  129398.352541                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         7651                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       471500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            14                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  937266817628                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      1221268                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    334285079                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     72511318                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      406796397                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    334285079                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     72511318                       # number of overall hits
system.cpu12.icache.overall_hits::total     406796397                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          184                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           56                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          240                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          184                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           56                       # number of overall misses
system.cpu12.icache.overall_misses::total          240                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst      8999654                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      8999654                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst      8999654                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      8999654                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    334285263                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     72511374                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    406796637                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    334285263                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     72511374                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    406796637                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 160708.107143                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 37498.558333                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 160708.107143                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 37498.558333                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          143                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            4                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            4                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           52                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           52                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      8324968                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      8324968                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      8324968                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      8324968                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 160095.538462                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 160095.538462                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 160095.538462                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 160095.538462                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    334285079                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     72511318                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     406796397                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           56                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst      8999654                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      8999654                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    334285263                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     72511374                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    406796637                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 160708.107143                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 37498.558333                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            4                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           52                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      8324968                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      8324968                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 160095.538462                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 160095.538462                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         192.011697                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         406796633                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             236                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1723714.546610                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961162060                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   164.460403                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    27.551294                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.263558                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.044153                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.307711                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.378205                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15865069079                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15865069079                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    155424033                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data    170448660                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      325872693                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    155424033                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data    170448660                       # number of overall hits
system.cpu12.dcache.overall_hits::total     325872693                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      8249754                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data     19408937                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     27658691                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      8249754                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data     19408937                       # number of overall misses
system.cpu12.dcache.overall_misses::total     27658691                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 2060043160584                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 2060043160584                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 2060043160584                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 2060043160584                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    163673787                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data    189857597                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    353531384                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    163673787                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data    189857597                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    353531384                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.050404                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.102229                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.078235                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.050404                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.102229                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.078235                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 106138.896766                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 74480.862474                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 106138.896766                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 74480.862474                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      2150407                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        12148                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          112296                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           514                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.149453                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    23.634241                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      3312289                       # number of writebacks
system.cpu12.dcache.writebacks::total         3312289                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data     10078457                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total     10078457                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data     10078457                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total     10078457                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      9330480                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      9330480                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      9330480                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      9330480                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 1033753563746                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 1033753563746                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 1033753563746                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 1033753563746                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.049145                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.026392                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.049145                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.026392                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 110793.181460                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 110793.181460                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 110793.181460                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 110793.181460                       # average overall mshr miss latency
system.cpu12.dcache.replacements             17436295                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     88193116                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     97516614                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     185709730                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      6939762                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data     14770291                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     21710053                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 1709875977410                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 1709875977410                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     95132878                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data    112286905                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    207419783                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.072948                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.131541                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.104667                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 115764.542311                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 78759.640864                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      6866724                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      6866724                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      7903567                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      7903567                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 921088389188                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 921088389188                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.070387                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.038104                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 116540.846581                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 116540.846581                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     67230917                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     72932046                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    140162963                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1309992                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      4638646                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      5948638                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 350167183174                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 350167183174                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     68540909                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     77570692                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    146111601                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.019113                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.059799                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.040713                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 75489.093838                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 58865.102091                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      3211733                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      3211733                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data      1426913                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total      1426913                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data 112665174558                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total 112665174558                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.018395                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.009766                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 78957.283701                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 78957.283701                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       532711                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       404221                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       936932                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4009                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        41165                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        45174                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   2491704642                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2491704642                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       536720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       445386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       982106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007469                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.092425                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.045997                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 60529.688862                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 55157.936911                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        29301                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        29301                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        11864                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        11864                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    629678410                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    629678410                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.026638                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.012080                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 53074.714262                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53074.714262                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       521602                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       377563                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       899165                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14688                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        26780                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        41468                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    402310788                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    402310788                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       536290                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       404343                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       940633                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027388                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.066231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.044085                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 15022.807618                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9701.716697                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        17879                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        17879                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    319415959                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    319415959                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.044217                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.019007                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17865.426422                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17865.426422                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      5750920                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      5750920                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      5113892                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      5113892                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          56.986157                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         345367054                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        17558648                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           19.669342                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961174562                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    23.149154                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    33.837003                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.361706                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.528703                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.890409                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       373012771                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      373012771                       # Number of data accesses
system.cpu13.numPwrStateTransitions                50                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   118934.208333                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  189007.116197                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         6287                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       684616                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            24                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  937265184475                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2854421                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    334294178                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     72603617                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      406897795                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    334294178                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     72603617                       # number of overall hits
system.cpu13.icache.overall_hits::total     406897795                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           59                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          243                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          184                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           59                       # number of overall misses
system.cpu13.icache.overall_misses::total          243                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      9478302                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9478302                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      9478302                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9478302                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    334294362                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     72603676                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    406898038                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    334294362                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     72603676                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    406898038                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 160649.186441                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 39005.358025                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 160649.186441                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 39005.358025                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            3                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           56                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      9040274                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      9040274                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      9040274                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      9040274                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 161433.464286                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 161433.464286                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 161433.464286                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 161433.464286                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    334294178                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     72603617                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     406897795                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           59                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      9478302                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9478302                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    334294362                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     72603676                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    406898038                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 160649.186441                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 39005.358025                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           56                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      9040274                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      9040274                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 161433.464286                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 161433.464286                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         193.556877                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         406898035                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1695408.479167                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963123088                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   164.452964                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    29.103913                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.263546                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.046641                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.310187                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15869023722                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15869023722                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    155375678                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data    170610665                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      325986343                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    155375678                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data    170610665                       # number of overall hits
system.cpu13.dcache.overall_hits::total     325986343                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      8270105                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data     19390967                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     27661072                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      8270105                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data     19390967                       # number of overall misses
system.cpu13.dcache.overall_misses::total     27661072                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 2046299873328                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 2046299873328                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 2046299873328                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 2046299873328                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    163645783                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data    190001632                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    353647415                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    163645783                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data    190001632                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    353647415                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.050537                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.102057                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.078217                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.050537                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.102057                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.078217                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 105528.510947                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 73977.605544                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 105528.510947                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 73977.605544                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      2229905                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         6777                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          115126                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           367                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    19.369256                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    18.465940                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      3310931                       # number of writebacks
system.cpu13.dcache.writebacks::total         3310931                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data     10059447                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total     10059447                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data     10059447                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total     10059447                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      9331520                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      9331520                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      9331520                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      9331520                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 1032237707341                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 1032237707341                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 1032237707341                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 1032237707341                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.049113                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.026387                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.049113                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.026387                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 110618.388788                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 110618.388788                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 110618.388788                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 110618.388788                       # average overall mshr miss latency
system.cpu13.dcache.replacements             17454581                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     88149365                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     97615210                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     185764575                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      6958615                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data     14778175                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     21736790                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 1705858976218                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 1705858976218                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     95107980                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data    112393385                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    207501365                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.073165                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.131486                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.104755                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 115430.963310                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 78477.961843                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      6868659                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      6868659                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      7909516                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      7909516                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 920819609576                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 920819609576                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.070374                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.038118                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 116419.210679                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 116419.210679                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     67226313                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     72995455                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    140221768                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1311490                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      4612792                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      5924282                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 340440897110                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 340440897110                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     68537803                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     77608247                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    146146050                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.019135                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.059437                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.040537                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 73803.652345                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 57465.342992                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      3190788                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      3190788                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data      1422004                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total      1422004                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data 111418097765                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total 111418097765                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.018323                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.009730                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 78352.872260                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 78352.872260                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       536198                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       406744                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       942942                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         4030                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        41714                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        45744                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   2386631418                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   2386631418                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       540228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       448458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       988686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007460                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.093017                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.046267                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 57214.158748                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 52173.649397                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        29726                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        29726                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        11988                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        11988                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    625215930                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    625215930                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.026732                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.012125                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 52153.480981                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52153.480981                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       524771                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       380025                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       904796                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        14959                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        26972                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        41931                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    406961532                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    406961532                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       539730                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       406997                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       946727                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027716                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.066271                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.044290                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 15088.296456                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  9705.505044                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        18116                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        18116                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    322736613                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    322736613                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.044511                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.019135                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17815.004030                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17815.004030                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      5817002                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      5817002                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      5164048                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      5164048                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          57.017851                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         345514899                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        17579368                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.654569                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963135590                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    23.181725                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    33.836126                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.362214                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.528689                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.890904                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       373162196                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      373162196                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  937268038896                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   1999924626                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    361749263                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2361673889                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   1999924626                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    361749263                       # number of overall hits
system.cpu18.icache.overall_hits::total    2361673889                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          875                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           72                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          947                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          875                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           72                       # number of overall misses
system.cpu18.icache.overall_misses::total          947                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     15776778                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     15776778                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     15776778                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     15776778                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   1999925501                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    361749335                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2361674836                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   1999925501                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    361749335                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2361674836                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 219121.916667                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 16659.744456                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 219121.916667                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 16659.744456                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs         3007                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs   375.875000                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu18.icache.writebacks::total             304                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           19                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           19                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           53                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           53                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst     12391989                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total     12391989                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst     12391989                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total     12391989                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 233811.113208                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 233811.113208                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 233811.113208                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 233811.113208                       # average overall mshr miss latency
system.cpu18.icache.replacements                  304                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   1999924626                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    361749263                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2361673889                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          875                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           72                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          947                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     15776778                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     15776778                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   1999925501                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    361749335                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2361674836                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 219121.916667                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 16659.744456                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           19                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           53                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst     12391989                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total     12391989                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 233811.113208                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 233811.113208                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.960432                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2361674817                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             928                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2544908.207974                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   597.158571                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst    26.801861                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.956985                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.042952                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     92105319532                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    92105319532                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    674287307                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    945682164                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total     1619969471                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    674287307                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    945682164                       # number of overall hits
system.cpu18.dcache.overall_hits::total    1619969471                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      4695291                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data     19214951                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     23910242                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      4695291                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data     19214951                       # number of overall misses
system.cpu18.dcache.overall_misses::total     23910242                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data 796745527306                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total 796745527306                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data 796745527306                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total 796745527306                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    678982598                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    964897115                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total   1643879713                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    678982598                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    964897115                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total   1643879713                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.006915                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.019914                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.014545                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.006915                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.019914                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.014545                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 41464.874269                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 33322.353128                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 41464.874269                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 33322.353128                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs        42892                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets         9845                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs             330                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets            39                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs   129.975758                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets   252.435897                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      4538491                       # number of writebacks
system.cpu18.dcache.writebacks::total         4538491                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data     13277895                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total     13277895                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data     13277895                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total     13277895                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      5937056                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      5937056                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      5937056                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      5937056                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data 210416132931                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total 210416132931                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data 210416132931                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total 210416132931                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.006153                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.003612                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.006153                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.003612                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 35441.156851                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 35441.156851                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 35441.156851                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 35441.156851                       # average overall mshr miss latency
system.cpu18.dcache.replacements             10632309                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    384283104                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    567482869                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     951765973                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      3943174                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data     19205412                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total     23148586                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data 795971408529                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total 795971408529                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    388226278                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    586688281                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    974914559                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.010157                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.032735                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.023744                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 41445.161839                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 34385.314443                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data     13270628                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total     13270628                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      5934784                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      5934784                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data 210270864726                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total 210270864726                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.010116                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.006087                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 35430.247289                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 35430.247289                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    290004203                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data    378199295                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    668203498                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data       752117                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data         9539                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total       761656                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data    774118777                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total    774118777                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    290756320                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data    378208834                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    668965154                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.002587                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000025                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.001139                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 81153.032498                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total  1016.362737                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data         7267                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total         7267                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data         2272                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total         2272                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data    145268205                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total    145268205                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 63938.470511                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 63938.470511                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     22681623                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data     33858611                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     56540234                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data           99                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data          341                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          440                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data      8292462                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total      8292462                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     22681722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data     33858952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     56540674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 24318.070381                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total 18846.504545                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_hits::.switch_cpus18.data          222                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_hits::total          222                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data          119                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data      1227648                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total      1227648                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10316.369748                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10316.369748                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     22681722                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data     33858405                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     56540127                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     22681722                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data     33858405                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     56540127                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.999312                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1743682397                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs        10632565                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          163.994520                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   148.926420                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data   107.072892                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.581744                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.418253                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     56233369013                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    56233369013                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 191274.285714                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 245098.230814                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        12222                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       837415                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 943387909556                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      2677840                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1056609412604                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 302651.538462                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 251339.292318                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        13101                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       640851                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 1000643048198                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      3934470                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 999353017332                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean       225736                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 168106.707760                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        24122                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       495929                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 1010884057668                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      2934568                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 989113007764                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           32                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 208569.875000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 190394.651992                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        25802                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       607254                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 1054751653232                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      3337118                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 945245009650                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 201728.933333                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 246590.071923                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        24497                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       928656                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 1013461669740                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      3025934                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 986535304326                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 294055.727273                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 163993.434879                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        24838                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       505533                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 986632181563                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      3234613                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1013364583824                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 161376.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 133379.561852                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        15735                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       434455                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1030266438260                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      2420650                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 969731141090                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         7456                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         3728                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 208676.118294                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 103904.944261                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            1      0.03%      0.03% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         3727     99.97%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          528                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       746140                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         3728                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1061574880222                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    777944569                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 937647175209                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 243211.357143                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 227016.588928                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        29188                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       653256                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1060312439271                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      3404959                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 939684155770                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 345131.166667                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 211205.878819                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        38302                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       633380                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 1051603482778                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      4141574                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 948392375648                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           10                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 140604.400000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 150945.212459                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        47088                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       398668                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 941105517148                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED       703022                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 1058893779830                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean       193408                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 169737.267517                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        16301                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       623059                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 1060799487016                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      2901120                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 939197611864                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean       250882                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 189643.901563                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        29372                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       554421                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 989994034336                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      2508820                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 1010003456844                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 390591.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 231260.370763                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        40562                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       734010                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 1037311156295                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      4687095                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 962684156610                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 52                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    139432.320000                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   190424.710196                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         7615                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       685870                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   937264553088                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      3485808                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    334323732                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     72654142                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       406977874                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    334323732                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     72654142                       # number of overall hits
system.cpu8.icache.overall_hits::total      406977874                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          185                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           68                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           253                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          185                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           68                       # number of overall misses
system.cpu8.icache.overall_misses::total          253                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst     10128406                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     10128406                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst     10128406                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     10128406                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    334323917                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     72654210                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    406978127                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    334323917                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     72654210                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    406978127                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 148947.147059                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 40033.225296                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 148947.147059                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 40033.225296                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs    27.333333                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            4                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            4                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           64                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           64                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9631276                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9631276                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9631276                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9631276                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 150488.687500                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 150488.687500                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 150488.687500                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 150488.687500                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    334323732                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     72654142                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      406977874                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           68                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst     10128406                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     10128406                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    334323917                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     72654210                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    406978127                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 148947.147059                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 40033.225296                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            4                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           64                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9631276                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9631276                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 150488.687500                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 150488.687500                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          198.895137                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          406978123                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              249                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1634450.293173                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953158994                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   165.347928                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    33.547209                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.264981                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.053762                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.318742                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.399038                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15872147202                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15872147202                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    155331796                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data    170740481                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       326072277                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    155331796                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data    170740481                       # number of overall hits
system.cpu8.dcache.overall_hits::total      326072277                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      8264779                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data     19340212                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      27604991                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      8264779                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data     19340212                       # number of overall misses
system.cpu8.dcache.overall_misses::total     27604991                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 2053897734312                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 2053897734312                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 2053897734312                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 2053897734312                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    163596575                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data    190080693                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    353677268                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    163596575                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data    190080693                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    353677268                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.050519                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.101747                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.078051                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.050519                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.101747                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.078051                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 106198.305081                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 74403.130011                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 106198.305081                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 74403.130011                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      2241489                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         8355                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs           114962                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            437                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    19.497651                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    19.118993                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      3306790                       # number of writebacks
system.cpu8.dcache.writebacks::total          3306790                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data     10023901                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total     10023901                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data     10023901                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total     10023901                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      9316311                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      9316311                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      9316311                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      9316311                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 1032608392268                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 1032608392268                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 1032608392268                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 1032608392268                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.049012                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.026341                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.049012                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.026341                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 110838.763569                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 110838.763569                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 110838.763569                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 110838.763569                       # average overall mshr miss latency
system.cpu8.dcache.replacements              17433903                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     88123792                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     97695381                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      185819173                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      6955449                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data     14746553                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     21702002                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 1708817688216                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 1708817688216                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     95079241                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data    112441934                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    207521175                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.073154                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.131148                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.104577                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 115879.127021                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 78740.094495                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      6848550                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      6848550                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      7898003                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      7898003                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 920729292066                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 920729292066                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.070241                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.038059                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 116577.480670                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 116577.480670                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     67208004                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     73045100                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     140253104                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1309330                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      4593659                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      5902989                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 345080046096                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 345080046096                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     68517334                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     77638759                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    146156093                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.019109                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.059167                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.040388                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 75120.953927                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 58458.527721                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      3175351                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      3175351                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data      1418308                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total      1418308                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data 111879100202                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total 111879100202                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.018268                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.009704                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 78882.090633                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 78882.090633                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       541271                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       409256                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       950527                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         4050                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        42024                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        46074                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   2442807892                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2442807892                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       545321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       451280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       996601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007427                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.093122                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.046231                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 58128.876166                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 53019.227590                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        29931                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        29931                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        12093                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        12093                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    650928390                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    650928390                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.026797                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.012134                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 53826.874225                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53826.874225                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       529737                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       382470                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       912207                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        15071                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        27096                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        42167                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    409788770                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    409788770                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       544808                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       409566                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       954374                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027663                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.066158                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.044183                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 15123.589091                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  9718.233927                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        18249                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        18249                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    325189096                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    325189096                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.044557                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.019121                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17819.557017                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17819.557017                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      6527830                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      6527830                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      5801642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      5801642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           56.983193                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          345595867                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         17558809                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            19.682193                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953171496                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    23.148362                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    33.834831                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.361693                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.528669                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.890362                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        373187052                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       373187052                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    109486.235294                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   125273.926639                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         9667                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       515126                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   937266177630                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      1861266                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    334291962                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     72658018                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       406949980                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    334291962                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     72658018                       # number of overall hits
system.cpu9.icache.overall_hits::total      406949980                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          211                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           60                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          211                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           60                       # number of overall misses
system.cpu9.icache.overall_misses::total          271                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst      9506878                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total      9506878                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst      9506878                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total      9506878                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    334292173                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     72658078                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    406950251                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    334292173                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     72658078                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    406950251                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 158447.966667                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 35080.730627                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 158447.966667                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 35080.730627                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs    79.333333                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            4                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            4                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           56                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           56                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      9003554                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      9003554                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      9003554                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      9003554                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 160777.750000                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 160777.750000                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 160777.750000                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 160777.750000                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    334291962                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     72658018                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      406949980                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           60                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst      9506878                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total      9506878                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    334292173                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     72658078                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    406950251                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 158447.966667                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 35080.730627                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            4                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           56                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      9003554                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      9003554                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 160777.750000                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 160777.750000                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          218.013696                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          406950247                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              267                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1524158.228464                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955120022                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   188.664581                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    29.349115                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.302347                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.047034                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.349381                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.427885                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15871060056                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15871060056                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    155369018                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data    170729449                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       326098467                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    155369018                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data    170729449                       # number of overall hits
system.cpu9.dcache.overall_hits::total      326098467                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      8285502                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data     19368154                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      27653656                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      8285502                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data     19368154                       # number of overall misses
system.cpu9.dcache.overall_misses::total     27653656                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 2051900173329                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 2051900173329                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 2051900173329                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 2051900173329                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    163654520                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data    190097603                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    353752123                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    163654520                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data    190097603                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    353752123                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.050628                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.101885                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.078172                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.050628                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.101885                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.078172                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 105941.958812                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 74199.960155                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 105941.958812                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 74199.960155                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      2227675                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets        10558                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs           113761                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            433                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    19.582062                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    24.383372                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      3318099                       # number of writebacks
system.cpu9.dcache.writebacks::total          3318099                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data     10046914                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total     10046914                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data     10046914                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total     10046914                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      9321240                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      9321240                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      9321240                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      9321240                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 1032183318900                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 1032183318900                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 1032183318900                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 1032183318900                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.049034                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.026350                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.049034                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.026350                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 110734.550221                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 110734.550221                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 110734.550221                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 110734.550221                       # average overall mshr miss latency
system.cpu9.dcache.replacements              17460665                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     88140223                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     97691255                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      185831478                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      6970152                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data     14755338                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     21725490                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 1709370400210                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 1709370400210                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     95110375                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data    112446593                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    207556968                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.073285                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.131221                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.104672                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 115847.593611                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 78680.407218                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      6855845                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      6855845                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      7899493                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      7899493                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 921755590348                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 921755590348                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.070251                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.038059                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 116685.411374                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 116685.411374                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     67228795                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     73038194                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     140266989                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1315350                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      4612816                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      5928166                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 342529773119                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 342529773119                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     68544145                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     77651010                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    146195155                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.019190                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.059404                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.040550                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 74256.110176                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 57780.057630                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      3191069                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      3191069                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data      1421747                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total      1421747                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data 110427728552                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total 110427728552                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.018309                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.009725                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 77670.449491                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 77670.449491                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       536068                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       408009                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       944077                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4049                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        41753                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        45802                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   2497017208                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   2497017208                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       540117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       449762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       989879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007497                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.092834                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.046270                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 59804.498072                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 54517.645692                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        29780                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        29780                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        11973                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        11973                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    646724718                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    646724718                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.026621                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.012095                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 54015.260837                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54015.260837                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       524683                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       381311                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       905994                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14920                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        26938                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        41858                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    406020310                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    406020310                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       539603                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       408249                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       947852                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027650                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.065984                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.044161                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 15072.399955                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  9699.945291                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        18116                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        18116                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    321775186                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    321775186                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.044375                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.019113                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17761.933429                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17761.933429                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      6009890                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      6009890                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      5327434                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      5327434                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           57.006880                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          345634242                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         17584645                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            19.655457                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955132524                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    23.170970                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    33.835911                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.362046                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.528686                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.890733                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        373274499                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       373274499                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    205415.095238                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   226670.805014                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value        10365                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       697753                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   937263725179                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      4313717                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    334302985                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     72776437                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       407079422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    334302985                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     72776437                       # number of overall hits
system.cpu6.icache.overall_hits::total      407079422                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          186                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           244                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          186                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total          244                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst      9612252                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9612252                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst      9612252                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9612252                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    334303171                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     72776495                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    407079666                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    334303171                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     72776495                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    407079666                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 165728.482759                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 39394.475410                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 165728.482759                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 39394.475410                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           53                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      8798576                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8798576                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      8798576                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8798576                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 166010.867925                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 166010.867925                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 166010.867925                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 166010.867925                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    334302985                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     72776437                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      407079422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst      9612252                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9612252                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    334303171                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     72776495                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    407079666                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 165728.482759                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 39394.475410                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      8798576                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8798576                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 166010.867925                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 166010.867925                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          193.153215                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          407079661                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1703262.179916                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949235152                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   166.253796                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    26.899419                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.266432                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.043108                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.309540                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15876107213                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15876107213                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    155404338                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data    171018821                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       326423159                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    155404338                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data    171018821                       # number of overall hits
system.cpu6.dcache.overall_hits::total      326423159                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      8237260                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data     19428501                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      27665761                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      8237260                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data     19428501                       # number of overall misses
system.cpu6.dcache.overall_misses::total     27665761                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 2050697922483                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 2050697922483                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 2050697922483                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 2050697922483                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    163641598                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data    190447322                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    354088920                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    163641598                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data    190447322                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    354088920                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.050337                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.102015                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.078132                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.050337                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.102015                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.078132                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 105551.010986                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 74124.038102                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 105551.010986                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 74124.038102                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      2101395                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         9133                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs           111951                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            412                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    18.770668                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    22.167476                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      3309418                       # number of writebacks
system.cpu6.dcache.writebacks::total          3309418                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data     10078669                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total     10078669                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data     10078669                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total     10078669                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      9349832                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      9349832                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      9349832                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      9349832                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 1031628284141                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 1031628284141                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 1031628284141                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 1031628284141                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.049094                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.026405                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.049094                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.026405                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 110336.558362                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 110336.558362                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 110336.558362                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 110336.558362                       # average overall mshr miss latency
system.cpu6.dcache.replacements              17442359                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     88173760                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     97886540                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      186060300                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      6929983                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data     14792087                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     21722070                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 1710199654224                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 1710199654224                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     95103743                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data    112678627                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    207782370                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.072868                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.131277                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.104542                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 115615.846109                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 78730.970585                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      6872924                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      6872924                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      7919163                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      7919163                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 921914815556                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 921914815556                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.070281                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.038113                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 116415.688824                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 116415.688824                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     67230578                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     73132281                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     140362859                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1307277                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      4636414                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      5943691                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 340498268259                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 340498268259                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     68537855                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     77768695                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    146306550                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.019074                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.059618                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.040625                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 73440.005198                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 57287.343548                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      3205745                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      3205745                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data      1430669                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1430669                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data 109713468585                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total 109713468585                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.018396                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.009779                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 76686.828739                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 76686.828739                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       537676                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       401835                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       939511                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         4092                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        40902                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        44994                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   2401882042                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2401882042                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       541768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       442737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       984505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007553                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.092384                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.045702                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 58722.850765                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 53382.274125                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        29117                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        29117                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        11785                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        11785                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    617057406                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    617057406                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.026619                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.011970                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 52359.559270                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52359.559270                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       526289                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       375552                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       901841                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14999                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        26506                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        41505                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    396825982                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    396825982                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       541288                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       402058                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       943346                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.027710                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.065926                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.043998                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 14971.175658                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  9560.919937                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        17655                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        17655                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    314645552                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    314645552                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.043912                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.018715                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17821.894761                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17821.894761                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      4659674                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      4659674                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      4130230                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      4130230                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           56.988625                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          345929357                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         17565435                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            19.693754                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949247654                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    23.146258                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    33.842366                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.361660                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.528787                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.890447                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        373582206                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       373582206                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    149492.315789                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   185180.634537                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4857                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       552416                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   937265198542                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      2840354                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    334323967                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     72712132                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       407036099                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    334323967                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     72712132                       # number of overall hits
system.cpu7.icache.overall_hits::total      407036099                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          185                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           242                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          185                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total          242                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      8952288                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8952288                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      8952288                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8952288                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    334324152                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     72712189                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    407036341                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    334324152                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     72712189                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    407036341                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 157057.684211                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 36992.925620                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 157057.684211                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 36992.925620                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           52                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      7767200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7767200                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      7767200                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7767200                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 149369.230769                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 149369.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 149369.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 149369.230769                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    334323967                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     72712132                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      407036099                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      8952288                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8952288                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    334324152                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     72712189                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    407036341                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 157057.684211                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 36992.925620                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           52                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      7767200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7767200                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 149369.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 149369.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          192.418544                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          407036336                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              237                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1717452.894515                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951196180                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   165.356206                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    27.062338                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.264994                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.043369                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.308363                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.379808                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15874417536                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15874417536                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    155339409                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data    170884490                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       326223899                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    155339409                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data    170884490                       # number of overall hits
system.cpu7.dcache.overall_hits::total      326223899                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      8265860                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data     19449524                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      27715384                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      8265860                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data     19449524                       # number of overall misses
system.cpu7.dcache.overall_misses::total     27715384                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 2042851647763                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 2042851647763                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 2042851647763                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 2042851647763                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    163605269                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data    190334014                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    353939283                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    163605269                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data    190334014                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    353939283                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.050523                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.102186                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.078305                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.050523                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.102186                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.078305                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 105033.503533                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 73708.220956                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 105033.503533                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 73708.220956                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      2161497                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         6442                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs           112500                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            321                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    19.213307                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    20.068536                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      3321738                       # number of writebacks
system.cpu7.dcache.writebacks::total          3321738                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data     10106703                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total     10106703                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data     10106703                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total     10106703                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      9342821                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      9342821                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      9342821                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      9342821                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 1030956233274                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 1030956233274                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 1030956233274                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 1030956233274                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.049086                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.026397                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.049086                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.026397                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 110347.424324                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 110347.424324                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 110347.424324                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 110347.424324                       # average overall mshr miss latency
system.cpu7.dcache.replacements              17462780                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     88128008                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     97814357                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      185942365                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      6955856                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data     14789462                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     21745318                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 1706001760842                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 1706001760842                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     95083864                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data    112603819                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    207687683                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.073155                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.131341                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.104702                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 115352.523360                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 78453.750865                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      6880473                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      6880473                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      7908989                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      7908989                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 921446212954                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 921446212954                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.070237                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038081                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 116506.194781                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 116506.194781                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     67211401                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     73070133                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     140281534                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1310004                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      4660062                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      5970066                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 336849886921                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 336849886921                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     68521405                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     77730195                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    146251600                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.019118                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.059952                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.040821                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 72284.421735                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 56423.142880                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      3226230                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      3226230                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data      1433832                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      1433832                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data 109510020320                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total 109510020320                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.018446                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.009804                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 76375.768096                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 76375.768096                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       541059                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       403222                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       944281                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         4032                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        41348                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        45380                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   2393754928                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2393754928                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       545091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       444570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       989661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007397                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.093007                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.045854                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 57892.883042                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 52749.116968                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        29321                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        29321                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        12027                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        12027                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    621057474                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    621057474                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.027053                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.012153                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 51638.602644                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51638.602644                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       529463                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       376313                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       905776                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        15109                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        26763                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        41872                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    401194538                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    401194538                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       544572                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       403076                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       947648                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.027745                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.066397                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.044185                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 14990.641483                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  9581.451519                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        17840                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        17840                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    318390398                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    318390398                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.044260                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.018826                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17846.995404                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17846.995404                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      5157968                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      5157968                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      4588666                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      4588666                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           56.986020                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          345761536                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         17586495                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            19.660628                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951208682                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    23.147059                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    33.838961                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.361673                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.528734                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.890407                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        373463087                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       373463087                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    97669.700000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   137575.932041                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4698                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       579287                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   937266085502                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      1953394                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    334299537                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     72695327                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       406994864                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    334299537                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     72695327                       # number of overall hits
system.cpu4.icache.overall_hits::total      406994864                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          214                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           272                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          214                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total          272                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      9692622                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9692622                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      9692622                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9692622                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    334299751                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     72695385                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    406995136                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    334299751                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     72695385                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    406995136                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 167114.172414                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 35634.639706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 167114.172414                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 35634.639706                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           53                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      8972808                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      8972808                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      8972808                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      8972808                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 169298.264151                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169298.264151                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 169298.264151                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169298.264151                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    334299537                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     72695327                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      406994864                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      9692622                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9692622                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    334299751                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     72695385                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    406995136                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 167114.172414                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 35634.639706                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           53                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      8972808                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      8972808                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 169298.264151                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169298.264151                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          218.593881                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          406995131                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              267                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1524326.333333                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945154142                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   191.357884                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    27.235997                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.306663                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.043647                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.350311                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.427885                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15872810571                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15872810571                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    155401790                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data    170692489                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       326094279                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    155401790                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data    170692489                       # number of overall hits
system.cpu4.dcache.overall_hits::total      326094279                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      8269396                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data     19429691                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      27699087                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      8269396                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data     19429691                       # number of overall misses
system.cpu4.dcache.overall_misses::total     27699087                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 2043606235844                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 2043606235844                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 2043606235844                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 2043606235844                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    163671186                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data    190122180                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    353793366                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    163671186                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data    190122180                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    353793366                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.050524                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.102196                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.078292                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.050524                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.102196                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.078292                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 105179.554108                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 73778.830177                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 105179.554108                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 73778.830177                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      2090167                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         7353                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs           111476                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            350                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    18.749928                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    21.008571                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      3314750                       # number of writebacks
system.cpu4.dcache.writebacks::total          3314750                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data     10094805                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     10094805                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data     10094805                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     10094805                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      9334886                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      9334886                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      9334886                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      9334886                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 1030466924271                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 1030466924271                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 1030466924271                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 1030466924271                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.049099                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.026385                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.049099                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.026385                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 110388.806491                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 110388.806491                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 110388.806491                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 110388.806491                       # average overall mshr miss latency
system.cpu4.dcache.replacements              17457627                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     88167409                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     97709054                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      185876463                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      6961017                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data     14769295                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     21730312                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 1704512436526                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 1704512436526                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     95128426                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data    112478349                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    207606775                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.073175                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.131308                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.104671                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 115409.194313                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 78439.390862                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      6865845                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      6865845                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      7903450                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      7903450                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 920158921240                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 920158921240                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.070266                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038069                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 116424.969000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 116424.969000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     67234381                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     72983435                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     140217816                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1308379                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      4660396                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      5968775                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 339093799318                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 339093799318                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     68542760                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     77643831                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    146186591                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.019089                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.060023                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040830                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 72760.726625                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 56811.288634                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      3228960                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      3228960                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data      1431436                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total      1431436                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data 110308003031                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total 110308003031                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.018436                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.009792                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 77061.079246                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 77061.079246                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       534363                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       410954                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       945317                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         4074                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        42069                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        46143                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   2509299180                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2509299180                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       538437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       453023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       991460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007566                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.092863                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.046540                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 59647.226699                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 54380.928418                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        30142                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        30142                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        11927                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        11927                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    618368620                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    618368620                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.026328                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.012030                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 51846.115536                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51846.115536                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       522968                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       383885                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       906853                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14948                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        27190                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        42138                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    411253290                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    411253290                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       537916                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       411075                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       948991                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027789                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.066144                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.044403                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 15125.166973                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  9759.677488                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        18309                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        18309                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    326351487                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    326351487                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.044539                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.019293                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17824.648370                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17824.648370                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      5307992                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      5307992                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      4715532                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      4715532                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           57.055989                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          345630293                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         17581871                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            19.658334                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945166644                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    23.219831                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    33.836158                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.362810                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.528690                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.891500                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        373315688                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       373315688                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    131047.238095                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   179250.170111                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         3971                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       627466                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   937265286904                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      2751992                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    334326518                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     72630897                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       406957415                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    334326518                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     72630897                       # number of overall hits
system.cpu5.icache.overall_hits::total      406957415                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          212                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           272                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          212                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total          272                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst      9328278                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9328278                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst      9328278                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9328278                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    334326730                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     72630957                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    406957687                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    334326730                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     72630957                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    406957687                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 155471.300000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 34295.139706                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 155471.300000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 34295.139706                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          150                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      8591708                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8591708                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      8591708                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8591708                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 156212.872727                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 156212.872727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 156212.872727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 156212.872727                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    334326518                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     72630897                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      406957415                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst      9328278                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9328278                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    334326730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     72630957                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    406957687                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 155471.300000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 34295.139706                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      8591708                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8591708                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 156212.872727                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 156212.872727                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          218.707606                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          406957682                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              267                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1524186.074906                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947113384                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   189.556625                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    29.150981                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.303777                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.046716                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.350493                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.427885                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15871350060                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15871350060                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    155330112                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data    170780964                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       326111076                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    155330112                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data    170780964                       # number of overall hits
system.cpu5.dcache.overall_hits::total      326111076                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      8270382                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data     19405303                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      27675685                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      8270382                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data     19405303                       # number of overall misses
system.cpu5.dcache.overall_misses::total     27675685                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 2050539466088                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 2050539466088                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 2050539466088                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 2050539466088                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    163600494                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data    190186267                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    353786761                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    163600494                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data    190186267                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    353786761                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.050552                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.102033                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.078227                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.050552                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.102033                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.078227                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 105669.025940                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 74091.733089                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 105669.025940                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 74091.733089                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      2093938                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         8080                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs           111502                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            343                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    18.779376                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    23.556851                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      3312967                       # number of writebacks
system.cpu5.dcache.writebacks::total          3312967                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data     10072206                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total     10072206                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data     10072206                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total     10072206                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      9333097                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      9333097                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      9333097                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      9333097                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 1032194234660                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 1032194234660                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 1032194234660                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 1032194234660                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.049073                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.026381                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.049073                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.026381                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 110595.039852                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 110595.039852                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 110595.039852                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 110595.039852                       # average overall mshr miss latency
system.cpu5.dcache.replacements              17458811                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     88120243                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     97767418                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      185887661                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      6959700                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data     14763584                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     21723284                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 1707437303908                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 1707437303908                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     95079943                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data    112531002                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    207610945                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.073198                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.131196                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.104635                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 115651.951715                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 78599.409919                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      6858731                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      6858731                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      7904853                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      7904853                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 921072185206                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 921072185206                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.070246                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.038075                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 116519.837270                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 116519.837270                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     67209869                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     73013546                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     140223415                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1310682                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      4641719                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      5952401                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 343102162180                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 343102162180                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     68520551                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     77655265                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    146175816                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.019128                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.059773                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.040721                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 73917.047150                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 57640.969111                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      3213475                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      3213475                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data      1428244                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1428244                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data 111122049454                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 111122049454                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.018392                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.009771                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 77803.267127                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 77803.267127                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       541361                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       394424                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       935785                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         3954                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        40428                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        44382                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   2426792718                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   2426792718                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       545315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       434852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       980167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007251                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.092970                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.045280                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 60027.523449                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 54679.661079                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        28556                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        28556                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        11872                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        11872                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    614995424                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    614995424                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.027301                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.012112                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 51802.175202                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51802.175202                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       529611                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       368409                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       898020                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        15233                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        26162                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        41395                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    391016124                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    391016124                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       544844                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       394571                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       939415                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.027958                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.066305                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.044065                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 14945.956884                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  9445.974731                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        17345                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        17345                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    310298247                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    310298247                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.043959                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.018464                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17889.780744                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17889.780744                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      4468572                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      4468572                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      3967480                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3967480                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           57.059742                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          345625835                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         17581511                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            19.658483                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947125886                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    23.217575                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    33.842167                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.362775                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.528784                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.891558                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        373287854                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       373287854                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    245249.166667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   265471.960007                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5919                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       769347                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   937263624411                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      4414485                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    334314298                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     72668562                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       406982860                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    334314298                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     72668562                       # number of overall hits
system.cpu2.icache.overall_hits::total      406982860                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           64                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           277                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           64                       # number of overall misses
system.cpu2.icache.overall_misses::total          277                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst      9505092                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9505092                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst      9505092                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9505092                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    334314511                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     72668626                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    406983137                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    334314511                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     72668626                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    406983137                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 148517.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34314.411552                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 148517.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34314.411552                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    29.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           59                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           59                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      8672738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8672738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      8672738                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8672738                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 146995.559322                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 146995.559322                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 146995.559322                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 146995.559322                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    334314298                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     72668562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      406982860                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           64                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst      9505092                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9505092                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    334314511                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     72668626                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    406983137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 148517.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34314.411552                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           59                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      8672738                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8672738                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 146995.559322                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 146995.559322                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          220.405322                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          406983132                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1496261.514706                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206941003478                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   190.448547                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    29.956775                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.305206                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.048008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.353214                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.435897                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15872342615                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15872342615                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    155345197                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data    170527615                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       325872812                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    155345197                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data    170527615                       # number of overall hits
system.cpu2.dcache.overall_hits::total      325872812                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      8278336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data     19460465                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      27738801                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      8278336                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data     19460465                       # number of overall misses
system.cpu2.dcache.overall_misses::total     27738801                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 2036118156090                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2036118156090                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 2036118156090                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2036118156090                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    163623533                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data    189988080                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    353611613                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    163623533                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data    189988080                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    353611613                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.050594                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.102430                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.078444                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.050594                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.102430                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.078444                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 104628.443158                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73403.250418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 104628.443158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73403.250418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2076072                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5983                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           111044                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            289                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    18.695940                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    20.702422                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3334913                       # number of writebacks
system.cpu2.dcache.writebacks::total          3334913                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data     10118000                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10118000                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data     10118000                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10118000                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      9342465                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9342465                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      9342465                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9342465                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 1029753454442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1029753454442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 1029753454442                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1029753454442                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.049174                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.026420                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.049174                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.026420                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 110222.885977                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110222.885977                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 110222.885977                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110222.885977                       # average overall mshr miss latency
system.cpu2.dcache.replacements              17473948                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     88131868                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     97625196                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      185757064                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      6964329                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data     14784256                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21748585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 1701850966182                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1701850966182                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     95096197                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data    112409452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    207505649                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.073235                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.131521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.104810                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 115112.384836                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78251.112253                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      6877550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6877550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      7906706                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7906706                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 920247370968                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 920247370968                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.070338                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038104                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 116388.211598                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116388.211598                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     67213329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     72902419                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     140115748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1314007                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      4676209                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5990216                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 334267189908                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 334267189908                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     68527336                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     77578628                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    146105964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.019175                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.060277                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040999                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 71482.517122                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55802.193094                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      3240450                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      3240450                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data      1435759                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1435759                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data 109506083474                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 109506083474                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.018507                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009827                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 76270.518572                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76270.518572                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       538271                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       411583                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       949854                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         4022                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        41887                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        45909                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   2503987522                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2503987522                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       542293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       453470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       995763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007417                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.092370                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.046104                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 59779.586077                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 54542.410464                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        29914                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        29914                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        11973                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11973                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    621991402                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    621991402                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.026403                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.012024                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 51949.503216                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51949.503216                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       526977                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       384248                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       911225                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14839                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        27060                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        41899                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    409736976                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    409736976                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       541816                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       411308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       953124                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.027388                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.065790                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043960                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 15141.795122                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9779.158834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        18186                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        18186                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    325331037                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    325331037                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.044215                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.019080                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17889.092544                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17889.092544                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      5543744                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5543744                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      4940452                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4940452                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           57.042772                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          345434119                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         17598523                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.628586                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941015980                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    23.205749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    33.837024                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.362590                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.528703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891293                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        373159023                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       373159023                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    140391.235294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   173722.878715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8805                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       600721                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   937265652245                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      2386651                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    334288854                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     72660813                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       406949667                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    334288854                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     72660813                       # number of overall hits
system.cpu3.icache.overall_hits::total      406949667                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total          271                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst      8865704                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8865704                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst      8865704                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8865704                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    334289068                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     72660870                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    406949938                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    334289068                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     72660870                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    406949938                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 155538.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32714.774908                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 155538.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32714.774908                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      8466600                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8466600                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      8466600                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8466600                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 153938.181818                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153938.181818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 153938.181818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153938.181818                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    334288854                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     72660813                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      406949667                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst      8865704                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8865704                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    334289068                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     72660870                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    406949938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 155538.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32714.774908                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      8466600                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8466600                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 153938.181818                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153938.181818                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          220.072922                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          406949936                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              269                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1512825.040892                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943034160                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   191.358279                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    28.714644                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.306664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.046017                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.352681                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.431090                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15871047851                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15871047851                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    155424342                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data    170590254                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       326014596                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    155424342                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data    170590254                       # number of overall hits
system.cpu3.dcache.overall_hits::total      326014596                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      8261525                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data     19433261                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      27694786                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      8261525                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data     19433261                       # number of overall misses
system.cpu3.dcache.overall_misses::total     27694786                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 2044109467433                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2044109467433                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 2044109467433                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2044109467433                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    163685867                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data    190023515                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    353709382                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    163685867                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data    190023515                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    353709382                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.050472                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.102268                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.078298                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.050472                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.102268                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.078298                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 105186.127405                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73808.458655                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 105186.127405                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73808.458655                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2085579                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         8231                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           111915                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            362                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    18.635384                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    22.737569                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3316780                       # number of writebacks
system.cpu3.dcache.writebacks::total          3316780                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data     10093072                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10093072                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data     10093072                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10093072                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      9340189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9340189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      9340189                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9340189                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 1030551925711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1030551925711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 1030551925711                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1030551925711                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.049153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026406                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.049153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.026406                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 110335.232586                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110335.232586                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 110335.232586                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110335.232586                       # average overall mshr miss latency
system.cpu3.dcache.replacements              17453456                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     88189271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     97603062                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      185792333                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      6952325                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data     14782993                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     21735318                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 1705110414362                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1705110414362                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     95141596                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data    112386055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    207527651                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.073073                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.131538                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.104735                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 115342.705930                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78448.836790                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      6873123                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6873123                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      7909870                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7909870                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 920196474577                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 920196474577                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.070381                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 116335.221006                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 116335.221006                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     67235071                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     72987192                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     140222263                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1309200                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      4650268                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5959468                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 338999053071                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 338999053071                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     68544271                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     77637460                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    146181731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.019100                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.059897                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040768                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 72898.820685                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56884.113325                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      3219949                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      3219949                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data      1430319                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1430319                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data 110355451134                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 110355451134                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.018423                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009785                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 77154.432776                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77154.432776                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       531039                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       418213                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       949252                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         3975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        42515                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        46490                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   2541273272                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2541273272                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       535014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       460728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       995742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007430                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.092278                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.046689                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 59773.568670                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 54662.793547                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        30394                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        30394                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        12121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        12121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    626566142                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    626566142                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.026308                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012173                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 51692.611336                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51692.611336                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       519680                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       390548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       910228                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14828                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        27417                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        42245                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    416727380                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    416727380                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       534508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       417965                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       952473                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.027741                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.065596                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044353                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 15199.598060                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9864.537342                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        18546                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        18546                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    330566975                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    330566975                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.044372                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019471                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17824.165588                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17824.165588                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      5879512                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5879512                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      5230872                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5230872                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           57.063922                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          345555909                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         17579176                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.657116                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943046662                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    23.231569                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    33.832354                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.362993                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.528631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        373236773                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       373236773                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3072                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1535                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    67890.711401                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   31364.609627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         3306                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       318510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1535                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   937163826654                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    104212242                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   2000208699                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    354314448                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2354523147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   2000208699                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    354314448                       # number of overall hits
system.cpu0.icache.overall_hits::total     2354523147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1019                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1082                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1019                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total         1082                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     13433238                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13433238                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     13433238                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13433238                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   2000209718                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    354314511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2354524229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   2000209718                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    354314511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2354524229                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst       213226                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12415.192237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst       213226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12415.192237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2934                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          489                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          451                       # number of writebacks
system.cpu0.icache.writebacks::total              451                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           56                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           56                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst     12370722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12370722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst     12370722                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12370722                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 220905.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 220905.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 220905.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 220905.750000                       # average overall mshr miss latency
system.cpu0.icache.replacements                   451                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   2000208699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    354314448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2354523147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1019                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1082                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     13433238                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13433238                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   2000209718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    354314511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2354524229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst       213226                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12415.192237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           56                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst     12370722                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12370722                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 220905.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 220905.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.551677                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2354524222                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1075                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2190255.090233                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   594.414035                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    29.137642                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.952587                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.046695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999282                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      91826446006                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     91826446006                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    681417532                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    845504023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1526921555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    681417532                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    845504023                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1526921555                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      8009033                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     21069294                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29078327                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      8009033                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     21069294                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29078327                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 1621553323445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1621553323445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 1621553323445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1621553323445                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    689426565                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    866573317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1555999882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    689426565                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    866573317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1555999882                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.024313                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018688                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011617                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.024313                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018688                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 76962.869446                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55765.014385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 76962.869446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55765.014385                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       108571                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5096                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3103                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    34.989043                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   188.740741                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3805182                       # number of writebacks
system.cpu0.dcache.writebacks::total          3805182                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     16108152                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16108152                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     16108152                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16108152                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      4961142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4961142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      4961142                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4961142                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data 252598683659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 252598683659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data 252598683659                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 252598683659                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005725                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003188                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005725                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003188                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 50915.431096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50915.431096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 50915.431096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50915.431096                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11489499                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    399948953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    519823995                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      919772948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6080546                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      7944132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     14024678                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 268224789555                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 268224789555                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    406029499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    527768127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    933797626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014976                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.015052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015019                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 33763.888812                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19125.201274                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      4303065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4303065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      3641067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3641067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data 111165475458                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 111165475458                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 30531.016171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30531.016171                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    281468579                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    325680028                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     607148607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1928487                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data     13125162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15053649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data 1353328533890                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1353328533890                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    283397066                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    338805190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    622202256                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006805                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.038740                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024194                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 103109.472774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89900.364615                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data     11805087                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11805087                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data      1320075                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1320075                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data 141433208201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 141433208201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003896                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 107140.282333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107140.282333                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25674005                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     38233167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     63907172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data       106311                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       112050                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data   4263420093                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4263420093                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25679744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     38339478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     64019222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000223                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.002773                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001750                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 40103.282755                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38049.264552                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data        90813                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        90813                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data        15498                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        15498                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    564081321                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    564081321                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 36397.039683                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36397.039683                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25521075                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     37552212                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     63073287                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       156318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data       210366                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       366684                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   7311894840                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   7311894840                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25677393                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     37762578                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     63439971                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.006088                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005571                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005780                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 34757.968683                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19940.588736                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data       210366                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       210366                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   7139583768                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   7139583768                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003316                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 33938.867345                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33938.867345                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data    168549315                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    168549315                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data    165415143                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    165415143                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.638604                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1667691134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12286216                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           135.736758                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   138.584742                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   117.053862                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.541347                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.457242                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      53882976616                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     53882976616                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    160900.625000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   224358.922552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8227                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       697207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   937265464486                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      2574410                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062731961104                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    334314098                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     72644113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       406958211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    334314098                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     72644113                       # number of overall hits
system.cpu1.icache.overall_hits::total      406958211                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           279                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total          279                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst     10962468                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10962468                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst     10962468                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10962468                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst    334314311                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     72644179                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    406958490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    334314311                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     72644179                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    406958490                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst       166098                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        39292                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst       166098                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        39292                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           59                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           59                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst     10066372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10066372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst     10066372                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10066372                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 170616.474576                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 170616.474576                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 170616.474576                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 170616.474576                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    334314098                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     72644113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      406958211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst     10962468                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10962468                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    334314311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     72644179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    406958490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst       166098                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        39292                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           59                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst     10066372                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10066372                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 170616.474576                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 170616.474576                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          221.243851                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          406958483                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1496170.893382                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938942434                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   190.446485                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    30.797365                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.305203                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.049355                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.354557                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.435897                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15871381382                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15871381382                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    155353464                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    170638549                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       325992013                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    155353464                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    170638549                       # number of overall hits
system.cpu1.dcache.overall_hits::total      325992013                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      8278702                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data     19450840                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      27729542                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      8278702                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data     19450840                       # number of overall misses
system.cpu1.dcache.overall_misses::total     27729542                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 2048788231405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2048788231405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 2048788231405                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2048788231405                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    163632166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    190089389                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    353721555                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    163632166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    190089389                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    353721555                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.050593                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.102325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.078394                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.050593                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.102325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.078394                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 105331.606831                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73884.676184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 105331.606831                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73884.676184                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2182866                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10757                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           113846                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            448                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.173849                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    24.011161                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3327076                       # number of writebacks
system.cpu1.dcache.writebacks::total          3327076                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data     10106293                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10106293                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data     10106293                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10106293                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      9344547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9344547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      9344547                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9344547                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 1032564391917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1032564391917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 1032564391917                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1032564391917                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.049159                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.049159                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026418                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 110499.138366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110499.138366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 110499.138366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110499.138366                       # average overall mshr miss latency
system.cpu1.dcache.replacements              17477768                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     88129344                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     97670909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      185800253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      6966512                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data     14793648                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     21760160                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 1705409223364                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1705409223364                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     95095856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    112464557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    207560413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.073258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.131541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.104838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 115279.829787                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78373.009360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data      6881348                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6881348                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      7912300                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7912300                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 920728632890                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 920728632890                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.070354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 116366.749604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 116366.749604                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     67224120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     72967640                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     140191760                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1312190                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      4657192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5969382                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 343379008041                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 343379008041                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     68536310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     77624832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    146161142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.019146                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.059996                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 73730.910824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57523.376464                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      3224945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3224945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data      1432247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1432247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data 111835759027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 111835759027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.018451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 78084.128664                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78084.128664                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       538985                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       402660                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       941645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         4029                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        41133                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        45162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   2388314338                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2388314338                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       543014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       443793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       986807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007420                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.092685                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045766                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 58063.217806                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52883.272176                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        29327                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        29327                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        11806                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        11806                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    594123438                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    594123438                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.026602                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 50323.855497                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50323.855497                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       527512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       375861                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       903373                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        15022                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        26566                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        41588                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    400417628                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    400417628                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       542534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       402427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       944961                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.066014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044010                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 15072.559964                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9628.201116                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        17787                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        17787                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    317761655                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    317761655                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.044199                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018823                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17864.825715                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17864.825715                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data      4688250                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4688250                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data      4160174                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4160174                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           57.067021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          345538338                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         17601277                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.631436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938954936                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    23.229517                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    33.837504                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.362961                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.528711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891672                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        373254600                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       373254600                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 176389.733333                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 186038.198819                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        33377                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       543027                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 1036371820162                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      2645846                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 963625533992                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 235590.066667                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 198517.593970                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        36333                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       716257                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 953839627475                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      3533851                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 1046156838674                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          19808925                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7759267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14526501                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          681021                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        411979                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1030576                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         5366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           903119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          902417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           594                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30869467                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        21202                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        21202                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     16451634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side     26099451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side     17811525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              60363131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    907830400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side   1422584960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side        13568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side   1051465344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3381922688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18528084                       # Total snoops (count)
system.tol2bus.snoopTraffic                 459255936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36408365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144559                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32082828     88.12%     88.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3387929      9.31%     97.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 937608      2.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36408365                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25605562928                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            110921                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9761954920                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            117176                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18144069603                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       3766572558                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            175556                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       12384494369                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 186855.900000                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 142431.670256                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        12981                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       444376                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 936167845825                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      1868559                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 1063830285616                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data     86732800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    531231104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    530668160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    542375552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    542346880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    542629504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    543256064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    526917376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    525764352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    526017536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    542784512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    541506816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    541529088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    526188544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    526263296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    525724928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    542590080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     72765312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data     71065728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        8788427648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        70016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   1854607232                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     1854607232                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       677600                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      4150243                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      4145845                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      4237309                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      4237085                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      4239293                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      4244188                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      4116542                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      4107534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      4109512                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      4240504                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      4230522                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      4230696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      4110848                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      4111432                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      4107226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      4238985                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       568479                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data       555201                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           68659591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     14489119                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          14489119                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data     81613053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    499873085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    499343371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    510359688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    510332708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    510598649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    511188224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    495813992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         4216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    494729030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    494967269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    510744507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    509542232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    509563190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    495128182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    495198522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    494691933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    510561553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst         2650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data     68470051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data     66870792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           8269655915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         4216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst         2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           65883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1745131698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1745131698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1745131698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     81613053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    499873085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    499343371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    510359688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    510332708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    510598649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    511188224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    495813992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         4216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    494729030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    494967269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    510744507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    509542232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    509563190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    495128182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    495198522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    494691933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    510561553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst         2650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data     68470051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data     66870792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total         10014787613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  21259098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples   1325197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   7501270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   7471104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   7516881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   7518808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   7533900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   7560060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   7455332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   7464303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   7468066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   7537958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   7564327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   7554587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   7448250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   7486844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   7464639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   7544577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   1136916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples   1110330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000027503846                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      1327726                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      1327726                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          138712348                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          20066393                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   68659595                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  14489119                       # Number of write requests accepted
system.mem_ctrls0.readBursts                137319190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                28978238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              13654747                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              7719140                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          4808288                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1         10621215                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          4555752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          9198822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          7985830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          3196242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6         21839814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          8649219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          3381126                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          4129684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         5580609                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         4727376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12        13784682                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         6754229                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         9221726                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         5229829                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1287835                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           910203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2          1068453                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1306379                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1270214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1323061                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          1187235                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           716291                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8          1124860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9          1313361                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10         1612766                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         2856289                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1458398                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13         1096370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14         1320660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1406697                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     11.75                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     29.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                8043092868484                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              618322215000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           10361801174734                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    65039.66                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               83789.66                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                    15324                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                78387651                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits               13762656                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.39                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.74                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6            137319190                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            28978238                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 922007                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1314752                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                3433366                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                4376571                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                6970875                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                8118320                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                9945974                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7               10714321                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8               10994679                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9               11026681                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               9926769                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11               9361375                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12               7638990                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13               6835239                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14               5171241                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15               4445969                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               3173987                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               2648767                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18               1802534                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19               1481096                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                965933                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                785189                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                490659                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                394143                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                234879                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                185455                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                104628                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                 81162                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                 43142                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                 32511                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                 25031                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                 18198                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  1926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 41224                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                369015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                445024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                829445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                895851                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22               1148315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23               1188270                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24               1323431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25               1343246                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26               1412081                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               1420408                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               1455100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               1455024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               1469753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               1465468                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               1468509                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33               1372014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                532329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                467132                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                271355                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                245352                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                147805                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                134136                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                 81868                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                 74611                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                 46046                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                 41778                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                 25830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                 23618                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                 14747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 13397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  8364                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  7663                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  4791                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  4357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  2693                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  2426                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  1532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  1450                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   310                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   128                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     52773194                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   175.754061                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   157.277905                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   111.320050                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       256305      0.49%      0.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     40231696     76.24%     76.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      8123962     15.39%     92.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      2452140      4.65%     96.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       905986      1.72%     98.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       383180      0.73%     99.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       185473      0.35%     99.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        96111      0.18%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       138341      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     52773194                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples      1327726                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     93.140019                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    84.211848                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    40.286432                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          3995      0.30%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        36800      2.77%      3.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        99903      7.52%     10.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63       176798     13.32%     23.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       220753     16.63%     40.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       219275     16.52%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111       184067     13.86%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127       139069     10.47%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        96308      7.25%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        62554      4.71%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        38357      2.89%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191        22744      1.71%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207        12744      0.96%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         6859      0.52%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239         3754      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255         1907      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271          909      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287          495      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303          237      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319          115      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335           42      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351           27      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-367            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::368-383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-399            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      1327726                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      1327726                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.011641                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.010543                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.204246                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16         1321574     99.54%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2110      0.16%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            1453      0.11%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1351      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             492      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             434      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              99      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             132      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              33      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              32      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      1327726                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            7914524352                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              873903808                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten             1360580608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             8788428160                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          1854607232                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     7447.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1280.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  8269.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1745.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       68.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   58.18                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  10.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062731920620                       # Total gap between requests
system.mem_ctrls0.avgGap                     12781.10                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     84812608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    480081280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    478150656                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    481080384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    481203712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    482169600                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    483843840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    477141248                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    477715392                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    477956224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    482429312                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    484116928                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    483493568                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    476688000                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    479158016                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    477736896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    482852928                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     72762624                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data     71061120                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks   1360580608                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 3613.328798365003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 79806208.060115128756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 3733.773091643837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 451742581.921857476234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 3733.773091643837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 449925920.646332859993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 3492.884505086170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 452682709.853045403957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 452798757.929619550705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 453707630.566701650620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 3251.995918528503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 455283041.922788798809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 448976096.949535965919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 4215.550264759171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 449516349.827038168907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 3613.328798365003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 449742965.764842271805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 3492.884505086170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 453952012.037764430046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 455540009.822499215603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 454953446.114231288433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 448549603.707035601139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 3613.328798365003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 450873817.234437286854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 449536584.468308985233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 3733.773091643837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 454350622.426370680332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 2649.774452134336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 68467522.068699106574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 3854.217384922670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 66866456.078143574297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1280266951.401918172836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data      1355200                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data      8300488                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      8291692                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      8474618                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      8474170                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      8478586                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      8488376                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      8233084                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      8215070                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      8219026                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      8481008                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      8461044                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      8461392                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      8221696                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      8222864                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      8214452                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      8477970                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      1136958                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data      1110402                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     28978238                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      5933270                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data 119512781748                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      6315904                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 633340111670                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      6763160                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 625220115267                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      7013410                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 628123108301                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      6631896                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 628149533844                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      5057856                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 630768931779                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      5844296                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 629731091430                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      6042242                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 624030118173                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      6462932                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 623362634840                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      5467188                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 624903725579                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5992508                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 628401034365                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      5765928                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 630837988952                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      5716844                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 633126071329                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5559028                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 621979007100                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      5631288                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 624524494729                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      5309184                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 626753459783                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      6686976                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 628594433464                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      4650810                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 101757712364                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      6623570                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data  98571351727                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 29845248037758                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst     98887.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     88188.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    101869.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     76301.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    109083.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     75403.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    120920.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     74118.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst    118426.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     74125.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst     90318.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     74395.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst    108227.70                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     74187.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst    116196.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     75795.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst     92327.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     75880.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst     91119.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     76031.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst    103319.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     74095.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    110883.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     74557.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    102086.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     74825.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst     99268.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     75650.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst     93854.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     75949.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst    102099.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     76298.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst    107854.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     74144.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst    105700.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     89499.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    103493.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     88770.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1029919.35                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        163693275060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         87005016285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       377058109260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       63628673220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83890984320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    482206481310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      2020452480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1259502991935                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1185.155842                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1442563441                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35486880000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1025802517663                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        213107430060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy        113269254945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       505905992340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       47343682620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83890984320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    482421228810                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      1839613440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1447778186535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1362.317348                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    982315291                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35486880000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1026262765813                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data     88199680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    587969792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    588511616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    575926784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    575878016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    575587200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    576542208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    592166912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    589628288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    590094592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    576407168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    575316224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    575668096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    591023488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    590790656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    590075904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    576359808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     72688000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data     71089408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        9559987840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks   1838912512                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1838912512                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       689060                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      4593514                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      4597747                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      4499428                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      4499047                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      4496775                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      4504236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      4626304                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      4606471                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      4610114                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      4503181                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      4494658                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      4497407                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      4617371                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      4615552                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      4609968                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      4502811                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       567875                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data       555386                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           74687405                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     14366504                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          14366504                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data     82993345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    553262547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    553772388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    541930426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    541884536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    541610887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    542509522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    557211916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    554823144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    555261923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    542382453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    541355906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    541687008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         3372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    556135987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    555916899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    555244338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    542337889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data     68397303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst         2529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data     66893074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           8995671712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         3372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst         2529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           60222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1730363421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1730363421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1730363421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     82993345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    553262547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    553772388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    541930426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    541884536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    541610887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    542509522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    557211916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    554823144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    555261923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    542382453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    541355906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    541687008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         3372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    556135987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    555916899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    555244338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    542337889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data     68397303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst         2529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data     66893074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         10726035133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  20689942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples   1346248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   8234464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   8206011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   8198465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   8192558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   8196914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   8242501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   8297466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   8289835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   8317941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   8218475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   8242566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   8247154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   8296042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   8312414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   8301206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   8229840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   1135694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples   1110693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000028645050                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds      1292535                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds      1292535                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          148409337                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          19546346                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   74687410                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  14366504                       # Number of write requests accepted
system.mem_ctrls1.readBursts                149374820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                28733008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ              13757333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              8043066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          4791170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1         17111421                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          2996138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3         28554804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          5421646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          6477757                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          8705392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          9385437                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          5745892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          3838148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         7799181                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11        13292037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         5850333                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         7655977                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         5160857                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         2831295                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1161766                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           849868                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2          1108207                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1264172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1299196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1261796                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6          1191004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           797576                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8          1062696                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9          1335956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10         1476705                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11         2569102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         1546026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13         1053148                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14         1336688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1376004                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     13.22                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     29.77                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                9353557672657                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              678087425000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           11896385516407                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    68970.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               87720.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                    89137                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                91394028                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits               13341660                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.39                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.48                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6            149374820                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            28733008                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 645251                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 945474                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                2489276                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                3262564                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                5425836                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                6522906                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                8509733                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                9509385                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8               10525945                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9               10990540                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10              10773496                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11              10596384                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               9457036                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               8817665                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               7309564                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               6517823                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               5098771                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17               4390121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18               3281386                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19               2753175                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20               1974682                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21               1626316                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22               1127266                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                915521                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                611599                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                490512                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                315800                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                249447                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                153785                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                119177                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                120846                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                 90205                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   993                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 32215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                321732                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                384808                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                734590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                793081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22               1038476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23               1076847                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24               1219466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25               1240347                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26               1322134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27               1333167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28               1377438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29               1381152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30               1405162                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31               1404574                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32               1415180                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33               1340656                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                612775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                554227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                350239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                323130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                208669                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                193535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                126980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                117757                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 77876                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 72220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 48165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 44734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                 29711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 27460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 18187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 16944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 11241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                 10452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  6955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  6428                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  4446                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  4117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   725                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    28                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     51571691                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   193.975995                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   165.324052                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   153.271157                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       237596      0.46%      0.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     37824913     73.34%     73.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      7978467     15.47%     89.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      2589509      5.02%     94.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639      1104924      2.14%     96.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       581757      1.13%     97.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       355999      0.69%     98.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       235342      0.46%     98.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       663184      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     51571691                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples      1292535                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    104.923533                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    93.985607                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    47.111663                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          3650      0.28%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        31948      2.47%      2.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        75555      5.85%      8.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       130219     10.07%     18.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       173032     13.39%     32.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       188190     14.56%     46.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111       174910     13.53%     60.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127       147807     11.44%     71.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143       116011      8.98%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        85886      6.64%     87.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175        59957      4.64%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191        40334      3.12%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207        25806      2.00%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223        16115      1.25%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         9745      0.75%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255         5788      0.45%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271         3359      0.26%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287         1823      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303         1146      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          598      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335          305      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351          166      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           79      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383           51      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399           25      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::432-447            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::464-479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total      1292535                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples      1292535                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.007234                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.006555                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.160732                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16         1288757     99.71%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1324      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             932      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             794      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             277      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             273      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              62      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              61      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total      1292535                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            8679519040                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              880469312                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten             1324154240                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             9559988480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys          1838912512                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     8167.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1245.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  8995.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1730.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       73.54                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   63.81                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   9.73                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062731928787                       # Total gap between requests
system.mem_ctrls1.avgGap                     11933.58                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     86159872                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    527005696                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    525184704                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    524701760                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    524323712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    524602496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    527520064                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    531037824                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    530549440                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    532348224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    525982400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    527524224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    527817856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    530946688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    531994496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    531277056                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    526709760                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     72684416                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data     71084352                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks   1324154240                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 2890.663038692003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 81073944.469021484256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 495897098.504997968674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 494183597.766666650772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 493729161.448125600815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 3011.107331970836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 493373429.227926611900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 3251.995918528503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 493635756.898687899113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 496381103.897538959980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 499691214.187574505806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 3492.884505086170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 499231658.986569106579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 500924262.640016555786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 3492.884505086170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 494934206.602380335331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 3011.107331970836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 496385018.337070524693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 2890.663038692003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 496661317.545852184296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 3372.440211807337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 499605457.850759983063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 3131.551625249670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 500591414.835540533066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 3011.107331970836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 499916324.571712672710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 3011.107331970836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 495618631.298937320709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 3854.217384922670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 68393930.605505734682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 2529.330158855502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 66888316.717373676598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1245990793.976334571838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data      1378120                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      9187028                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      9195494                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      8998856                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      8998094                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      8993550                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      9008472                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      9252610                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      9212942                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      9220228                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      9006362                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      8989318                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      8994816                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      9234742                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      9231104                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      9219938                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      9005622                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      1135752                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data      1110772                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     28733008                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      3927412                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data 128636352496                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      6305296                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 717791605835                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      4364990                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 721283909459                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      3693638                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 719468387792                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      4826686                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 719548631802                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      4949688                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 720190857137                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5158516                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 718226502567                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      4499758                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 723489138793                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      5929630                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 728793250474                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      5343062                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 725623441575                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5755176                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 717842826235                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      4151558                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 719628991112                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      3967932                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 719950470746                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      5788722                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 728832111056                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      4186858                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 726917036066                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4593550                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 727723382620                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      4863082                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 718907815049                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      5582238                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 108025444937                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      3557760                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data 105413915104                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 30384655066735                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst     81821.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     93341.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst    112594.57                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     78130.99                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst     77946.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     78438.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst     71031.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     79951.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst     96533.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     79966.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     91660.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     80078.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     99202.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     79727.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     86533.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     78192.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    102235.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     79105.38                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst    102751.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     78699.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     99227.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     79703.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     83031.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     80053.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst     82665.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     80040.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst    103370.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     78922.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst     80516.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     78746.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     91871.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     78929.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst     97261.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     79828.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst     87222.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     95113.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst     84708.57                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data     94901.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1057482.57                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy        156333098880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         83092982280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       372520339380                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       61368016500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83890984320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    481994856840                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      2198655360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1241398933560                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1168.120447                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   1903532508                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35486880000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1025341548596                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        211888881960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy        112621585065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       595788467820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       46633313700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83890984320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    482403235620                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      1854759360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1535081227845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1444.466981                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   1046780756                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35486880000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1026198300348                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus00.data      2806379                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.data      7563449                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      4826588                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15196418                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus00.data      2806379                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.data      7563449                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      4826588                       # number of overall hits
system.l2.overall_hits::total                15196418                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data      1740262                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.data      1136356                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data      1110587                       # number of demand (read+write) misses
system.l2.demand_misses::total                3987366                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data      1740262                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.data      1136356                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data      1110587                       # number of overall misses
system.l2.overall_misses::total               3987366                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst     10896796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data 208517011817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.inst     10297189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.data 164328320070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst     10884951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data 160050033093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     532927443916                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst     10896796                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data 208517011817                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.inst     10297189                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.data 164328320070                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst     10884951                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data 160050033093                       # number of overall miss cycles
system.l2.overall_miss_latency::total    532927443916                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      4546641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.data      8699805                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      5937175                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19183784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      4546641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.data      8699805                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      5937175                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19183784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.382758                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.data     0.130619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.187056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207851                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.382758                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.data     0.130619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.187056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207851                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 201792.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 119819.321353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.inst 190688.685185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.data 144609.893440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 205376.433962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 144113.007890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133654.007161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 201792.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 119819.321353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.inst 190688.685185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.data 144609.893440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 205376.433962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 144113.007890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133654.007161                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2056924                       # number of writebacks
system.l2.writebacks::total                   2056924                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus17.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus17.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus00.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data      1740262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.data      1136355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data      1110587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3987365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data      1740262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.data      1136355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data      1110587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3987365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst     10435425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data 193639457078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.inst      9834650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.data 154616151582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst     10432096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data 150557964323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 498844275154                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst     10435425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data 193639457078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.inst      9834650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.data 154616151582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst     10432096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data 150557964323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 498844275154                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.382758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.data     0.130618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.187056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207851                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.382758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.data     0.130618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.187056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207851                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 193248.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 111270.289806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.inst 182123.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.data 136063.247473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst       196832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 135566.114427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125106.248150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 193248.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 111270.289806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.inst 182123.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.data 136063.247473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst       196832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 135566.114427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125106.248150                       # average overall mshr miss latency
system.l2.replacements                        3518782                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5702343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5702343                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5702343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5702343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          412                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           412                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus17.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus00.data       410038                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus17.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             410047                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data  13023880178                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus17.data        27105                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  13023907283                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       410038                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus17.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           410057                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus17.data     0.473684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 31762.617557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus17.data  3011.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31761.986511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       410038                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus17.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        410047                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   9521049732                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus17.data       197876                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9521247608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus17.data     0.473684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 23219.920427                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus17.data 21986.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23219.893349                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data       210074                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           210074                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   6878543520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   6878543520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data       210074                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         210074                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 32743.430981                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 32743.430981                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data       210074                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       210074                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   5112485049                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   5112485049                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24336.591149                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24336.591149                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data          292                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          292                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data    160477088                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    160477088                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data          292                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          292                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 549579.068493                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 549579.068493                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data          292                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          292                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data    128354940                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    128354940                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 439571.712329                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 439571.712329                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        21347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus17.data         4370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data         1403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       867988                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus17.data          845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus18.data          878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              869711                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data 126317737837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus17.data    130485138                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus18.data    130921737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126579144712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       889335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus17.data         5215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data         2281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            896831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.975997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus17.data     0.162033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus18.data     0.384919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 145529.359665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus17.data 154420.281657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus18.data 149113.595672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145541.616367                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       867988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus17.data          845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus18.data          878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         869711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data 118896401903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus17.data    123264650                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus18.data    123413298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 119143079851                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.975997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus17.data     0.162033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus18.data     0.384919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 136979.315270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus17.data 145875.325444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus18.data 140561.842825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136991.575191                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus00.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus17.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst     10896796                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus17.inst     10297189                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst     10884951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32078936                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus17.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus17.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 201792.518519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus17.inst 190688.685185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 205376.433962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 199248.049689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus17.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst     10435425                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus17.inst      9834650                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst     10432096                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30702171                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus17.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 193248.611111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus17.inst 182123.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst       196832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 190696.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      2785032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus17.data      7559079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      4825185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15169296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       872274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus17.data      1135511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data      1109709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3117494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data  82199273980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus17.data 164197834932                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data 159919111356                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 406316220268                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      3657306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus17.data      8694590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      5934894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18286790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.238502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus17.data     0.130600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.186980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 94235.611723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus17.data 144602.592958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 144109.051432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130334.242910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus17.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       872274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus17.data      1135510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data      1109709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3117493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  74743055175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus17.data 154492886932                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data 150434551025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 379670493132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.238502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus17.data     0.130600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.186980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 85687.588046                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus17.data 136055.945727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 135562.161814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121787.119693                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus00.data        21139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             21139                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus00.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus00.data        21202                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         21202                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus00.data     0.002971                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.002971                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus00.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus00.data      1205544                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1205544                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus00.data     0.002971                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.002971                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus00.data 19135.619048                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19135.619048                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32760.731765                       # Cycle average of tags in use
system.l2.tags.total_refs                    53023525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4046045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.105026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.489191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data     408.413426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data    1138.337652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data     769.787502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     0.358193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data  9783.872122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.inst     0.416777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.data 10940.479959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst     0.407957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data  9701.168986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.012464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.034739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.023492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.298580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.data     0.333877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.296056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999778                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8024                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999847                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 621476493                       # Number of tag accesses
system.l2.tags.data_accesses                621476493                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
