[INF:CM0023] Creating log file ../../../build/tests/RiscV/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-full64" ignored.

[WRN:CM0010] Command line argument "-notice" ignored.

[WRN:CM0010] Command line argument "-line" ignored.

[NTE:CM0009] Command line argument "+lint=all,noVCDE,noUI" ignored.

[NTE:CM0009] Command line argument "+v2k" ignored.

[WRN:CM0010] Command line argument "-quiet" ignored.

[INF:CM0024] Executing with 1 threads.

[WRN:CM0005] Include path "include" does not exist.

Running: cd ../../../build/tests/RiscV/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:42: Multiply defined macro "MEM_TYPE_WIDTH",
             src/main/verilog/vscale_ctrl_constants.vh:33: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:1: Multiply defined macro "SRC_A_SEL_WIDTH",
             src/test/verilog/vscale_hex_tb.v:1: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:2: Multiply defined macro "SRC_A_RS1",
             src/test/verilog/vscale_hex_tb.v:2: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:3: Multiply defined macro "SRC_A_PC",
             src/test/verilog/vscale_hex_tb.v:3: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:4: Multiply defined macro "SRC_A_ZERO",
             src/test/verilog/vscale_hex_tb.v:4: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:6: Multiply defined macro "SRC_B_SEL_WIDTH",
             src/test/verilog/vscale_hex_tb.v:6: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:7: Multiply defined macro "SRC_B_RS2",
             src/test/verilog/vscale_hex_tb.v:7: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:8: Multiply defined macro "SRC_B_IMM",
             src/test/verilog/vscale_hex_tb.v:8: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:9: Multiply defined macro "SRC_B_FOUR",
             src/test/verilog/vscale_hex_tb.v:9: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:10: Multiply defined macro "SRC_B_ZERO",
             src/test/verilog/vscale_hex_tb.v:10: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:12: Multiply defined macro "PC_SRC_SEL_WIDTH",
             src/test/verilog/vscale_hex_tb.v:12: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:13: Multiply defined macro "PC_PLUS_FOUR",
             src/test/verilog/vscale_hex_tb.v:13: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:14: Multiply defined macro "PC_BRANCH_TARGET",
             src/test/verilog/vscale_hex_tb.v:14: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:15: Multiply defined macro "PC_JAL_TARGET",
             src/test/verilog/vscale_hex_tb.v:15: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:16: Multiply defined macro "PC_JALR_TARGET",
             src/test/verilog/vscale_hex_tb.v:16: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:17: Multiply defined macro "PC_REPLAY",
             src/test/verilog/vscale_hex_tb.v:17: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:18: Multiply defined macro "PC_HANDLER",
             src/test/verilog/vscale_hex_tb.v:18: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:19: Multiply defined macro "PC_EPC",
             src/test/verilog/vscale_hex_tb.v:19: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:21: Multiply defined macro "IMM_TYPE_WIDTH",
             src/test/verilog/vscale_hex_tb.v:21: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:22: Multiply defined macro "IMM_I",
             src/test/verilog/vscale_hex_tb.v:22: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:23: Multiply defined macro "IMM_S",
             src/test/verilog/vscale_hex_tb.v:23: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:24: Multiply defined macro "IMM_U",
             src/test/verilog/vscale_hex_tb.v:24: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:25: Multiply defined macro "IMM_J",
             src/test/verilog/vscale_hex_tb.v:25: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:27: Multiply defined macro "WB_SRC_SEL_WIDTH",
             src/test/verilog/vscale_hex_tb.v:27: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:28: Multiply defined macro "WB_SRC_ALU",
             src/test/verilog/vscale_hex_tb.v:28: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:29: Multiply defined macro "WB_SRC_MEM",
             src/test/verilog/vscale_hex_tb.v:29: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:30: Multiply defined macro "WB_SRC_CSR",
             src/test/verilog/vscale_hex_tb.v:30: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:31: Multiply defined macro "WB_SRC_MD",
             src/test/verilog/vscale_hex_tb.v:31: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:33: Multiply defined macro "MEM_TYPE_WIDTH",
             src/test/verilog/vscale_hex_tb.v:42: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:34: Multiply defined macro "MEM_TYPE_LB",
             src/test/verilog/vscale_hex_tb.v:34: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:35: Multiply defined macro "MEM_TYPE_LH",
             src/test/verilog/vscale_hex_tb.v:35: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:36: Multiply defined macro "MEM_TYPE_LW",
             src/test/verilog/vscale_hex_tb.v:36: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:37: Multiply defined macro "MEM_TYPE_LD",
             src/test/verilog/vscale_hex_tb.v:37: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:38: Multiply defined macro "MEM_TYPE_LBU",
             src/test/verilog/vscale_hex_tb.v:38: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:39: Multiply defined macro "MEM_TYPE_LHU",
             src/test/verilog/vscale_hex_tb.v:39: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:40: Multiply defined macro "MEM_TYPE_LWU",
             src/test/verilog/vscale_hex_tb.v:40: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:43: Multiply defined macro "MEM_TYPE_SB",
             src/test/verilog/vscale_hex_tb.v:43: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:44: Multiply defined macro "MEM_TYPE_SH",
             src/test/verilog/vscale_hex_tb.v:44: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:45: Multiply defined macro "MEM_TYPE_SW",
             src/test/verilog/vscale_hex_tb.v:45: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:46: Multiply defined macro "MEM_TYPE_SD",
             src/test/verilog/vscale_hex_tb.v:46: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:48: Multiply defined macro "HTIF_PCR_WIDTH",
             src/test/verilog/vscale_hex_tb.v:48: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:1: Multiply defined macro "CSR_ADDR_WIDTH",
             src/test/verilog/vscale_hex_tb.v:1: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:2: Multiply defined macro "CSR_COUNTER_WIDTH",
             src/test/verilog/vscale_hex_tb.v:2: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:4: Multiply defined macro "CSR_ADDR_CYCLE",
             src/test/verilog/vscale_hex_tb.v:4: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:5: Multiply defined macro "CSR_ADDR_TIME",
             src/test/verilog/vscale_hex_tb.v:5: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:6: Multiply defined macro "CSR_ADDR_INSTRET",
             src/test/verilog/vscale_hex_tb.v:6: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:7: Multiply defined macro "CSR_ADDR_CYCLEH",
             src/test/verilog/vscale_hex_tb.v:7: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:8: Multiply defined macro "CSR_ADDR_TIMEH",
             src/test/verilog/vscale_hex_tb.v:8: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:9: Multiply defined macro "CSR_ADDR_INSTRETH",
             src/test/verilog/vscale_hex_tb.v:9: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:10: Multiply defined macro "CSR_ADDR_MCPUID",
             src/test/verilog/vscale_hex_tb.v:10: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:11: Multiply defined macro "CSR_ADDR_MIMPID",
             src/test/verilog/vscale_hex_tb.v:11: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:12: Multiply defined macro "CSR_ADDR_MHARTID",
             src/test/verilog/vscale_hex_tb.v:12: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:13: Multiply defined macro "CSR_ADDR_MSTATUS",
             src/test/verilog/vscale_hex_tb.v:13: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:14: Multiply defined macro "CSR_ADDR_MTVEC",
             src/test/verilog/vscale_hex_tb.v:14: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:15: Multiply defined macro "CSR_ADDR_MTDELEG",
             src/test/verilog/vscale_hex_tb.v:15: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:16: Multiply defined macro "CSR_ADDR_MIE",
             src/test/verilog/vscale_hex_tb.v:16: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:17: Multiply defined macro "CSR_ADDR_MTIMECMP",
             src/test/verilog/vscale_hex_tb.v:17: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:18: Multiply defined macro "CSR_ADDR_MTIME",
             src/test/verilog/vscale_hex_tb.v:18: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:19: Multiply defined macro "CSR_ADDR_MTIMEH",
             src/test/verilog/vscale_hex_tb.v:19: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:20: Multiply defined macro "CSR_ADDR_MSCRATCH",
             src/test/verilog/vscale_hex_tb.v:20: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:21: Multiply defined macro "CSR_ADDR_MEPC",
             src/test/verilog/vscale_hex_tb.v:21: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:22: Multiply defined macro "CSR_ADDR_MCAUSE",
             src/test/verilog/vscale_hex_tb.v:22: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:23: Multiply defined macro "CSR_ADDR_MBADADDR",
             src/test/verilog/vscale_hex_tb.v:23: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:24: Multiply defined macro "CSR_ADDR_MIP",
             src/test/verilog/vscale_hex_tb.v:24: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:25: Multiply defined macro "CSR_ADDR_CYCLEW",
             src/test/verilog/vscale_hex_tb.v:25: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:26: Multiply defined macro "CSR_ADDR_TIMEW",
             src/test/verilog/vscale_hex_tb.v:26: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:27: Multiply defined macro "CSR_ADDR_INSTRETW",
             src/test/verilog/vscale_hex_tb.v:27: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:28: Multiply defined macro "CSR_ADDR_CYCLEHW",
             src/test/verilog/vscale_hex_tb.v:28: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:29: Multiply defined macro "CSR_ADDR_TIMEHW",
             src/test/verilog/vscale_hex_tb.v:29: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:30: Multiply defined macro "CSR_ADDR_INSTRETHW",
             src/test/verilog/vscale_hex_tb.v:30: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:32: Multiply defined macro "CSR_ADDR_TO_HOST",
             src/test/verilog/vscale_hex_tb.v:32: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:33: Multiply defined macro "CSR_ADDR_FROM_HOST",
             src/test/verilog/vscale_hex_tb.v:33: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:35: Multiply defined macro "CSR_CMD_WIDTH",
             src/test/verilog/vscale_hex_tb.v:35: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:36: Multiply defined macro "CSR_IDLE",
             src/test/verilog/vscale_hex_tb.v:36: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:37: Multiply defined macro "CSR_READ",
             src/test/verilog/vscale_hex_tb.v:37: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:38: Multiply defined macro "CSR_WRITE",
             src/test/verilog/vscale_hex_tb.v:38: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:39: Multiply defined macro "CSR_SET",
             src/test/verilog/vscale_hex_tb.v:39: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:40: Multiply defined macro "CSR_CLEAR",
             src/test/verilog/vscale_hex_tb.v:40: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:42: Multiply defined macro "ECODE_WIDTH",
             src/test/verilog/vscale_hex_tb.v:42: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:43: Multiply defined macro "ECODE_INST_ADDR_MISALIGNED",
             src/test/verilog/vscale_hex_tb.v:43: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:44: Multiply defined macro "ECODE_INST_ADDR_FAULT",
             src/test/verilog/vscale_hex_tb.v:44: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:45: Multiply defined macro "ECODE_ILLEGAL_INST",
             src/test/verilog/vscale_hex_tb.v:45: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:46: Multiply defined macro "ECODE_BREAKPOINT",
             src/test/verilog/vscale_hex_tb.v:46: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:47: Multiply defined macro "ECODE_LOAD_ADDR_MISALIGNED",
             src/test/verilog/vscale_hex_tb.v:47: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:48: Multiply defined macro "ECODE_LOAD_ACCESS_FAULT",
             src/test/verilog/vscale_hex_tb.v:48: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:49: Multiply defined macro "ECODE_STORE_AMO_ADDR_MISALIGNED",
             src/test/verilog/vscale_hex_tb.v:49: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:50: Multiply defined macro "ECODE_STORE_AMO_ACCESS_FAULT",
             src/test/verilog/vscale_hex_tb.v:50: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:51: Multiply defined macro "ECODE_ECALL_FROM_U",
             src/test/verilog/vscale_hex_tb.v:51: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:52: Multiply defined macro "ECODE_ECALL_FROM_S",
             src/test/verilog/vscale_hex_tb.v:52: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:53: Multiply defined macro "ECODE_ECALL_FROM_H",
             src/test/verilog/vscale_hex_tb.v:53: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:54: Multiply defined macro "ECODE_ECALL_FROM_M",
             src/test/verilog/vscale_hex_tb.v:54: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:56: Multiply defined macro "ICODE_SOFTWARE",
             src/test/verilog/vscale_hex_tb.v:56: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:57: Multiply defined macro "ICODE_TIMER",
             src/test/verilog/vscale_hex_tb.v:57: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:59: Multiply defined macro "PRV_WIDTH",
             src/test/verilog/vscale_hex_tb.v:59: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:60: Multiply defined macro "PRV_U",
             src/test/verilog/vscale_hex_tb.v:60: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:61: Multiply defined macro "PRV_S",
             src/test/verilog/vscale_hex_tb.v:61: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:62: Multiply defined macro "PRV_H",
             src/test/verilog/vscale_hex_tb.v:62: previous definition.

[NTE:PP0105] src/main/verilog/vscale_csr_addr_map.vh:63: Multiply defined macro "PRV_M",
             src/test/verilog/vscale_hex_tb.v:63: previous definition.

[NTE:PP0105] src/main/verilog/vscale_ctrl_constants.vh:33: Multiply defined macro "MEM_TYPE_WIDTH",
             src/main/verilog/vscale_ctrl_constants.vh:42: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:1: Multiply defined macro "HASTI_BUS_WIDTH",
             src/test/verilog/vscale_sim_top.v:1: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:2: Multiply defined macro "HASTI_BUS_NBYTES",
             src/test/verilog/vscale_sim_top.v:2: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:3: Multiply defined macro "HASTI_ADDR_WIDTH",
             src/test/verilog/vscale_sim_top.v:3: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:5: Multiply defined macro "HASTI_TRANS_WIDTH",
             src/test/verilog/vscale_sim_top.v:5: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:6: Multiply defined macro "HASTI_TRANS_IDLE",
             src/test/verilog/vscale_sim_top.v:6: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:7: Multiply defined macro "HASTI_TRANS_BUSY",
             src/test/verilog/vscale_sim_top.v:7: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:8: Multiply defined macro "HASTI_TRANS_NONSEQ",
             src/test/verilog/vscale_sim_top.v:8: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:9: Multiply defined macro "HASTI_TRANS_SEQ",
             src/test/verilog/vscale_sim_top.v:9: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:11: Multiply defined macro "HASTI_PROT_WIDTH",
             src/test/verilog/vscale_sim_top.v:11: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:12: Multiply defined macro "HASTI_NO_PROT",
             src/test/verilog/vscale_sim_top.v:12: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:14: Multiply defined macro "HASTI_BURST_WIDTH",
             src/test/verilog/vscale_sim_top.v:14: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:15: Multiply defined macro "HASTI_BURST_SINGLE",
             src/test/verilog/vscale_sim_top.v:15: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:17: Multiply defined macro "HASTI_MASTER_NO_LOCK",
             src/test/verilog/vscale_sim_top.v:17: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:19: Multiply defined macro "HASTI_RESP_WIDTH",
             src/test/verilog/vscale_sim_top.v:19: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:20: Multiply defined macro "HASTI_RESP_OKAY",
             src/test/verilog/vscale_sim_top.v:20: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:21: Multiply defined macro "HASTI_RESP_ERROR",
             src/test/verilog/vscale_sim_top.v:21: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:23: Multiply defined macro "HASTI_SIZE_WIDTH",
             src/test/verilog/vscale_sim_top.v:23: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:24: Multiply defined macro "HASTI_SIZE_BYTE",
             src/test/verilog/vscale_sim_top.v:24: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:25: Multiply defined macro "HASTI_SIZE_HALFWORD",
             src/test/verilog/vscale_sim_top.v:25: previous definition.

[NTE:PP0105] src/main/verilog/vscale_hasti_constants.vh:26: Multiply defined macro "HASTI_SIZE_WORD",
             src/test/verilog/vscale_sim_top.v:26: previous definition.

[NTE:PP0105] src/main/verilog/vscale_platform_constants.vh:1: Multiply defined macro "N_EXT_INTS",
             src/main/verilog/vscale_core.v:1: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:1: Multiply defined macro "ALU_OP_WIDTH",
             src/main/verilog/vscale_pipeline.v:1: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:3: Multiply defined macro "ALU_OP_ADD",
             src/main/verilog/vscale_pipeline.v:3: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:4: Multiply defined macro "ALU_OP_SLL",
             src/main/verilog/vscale_pipeline.v:4: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:5: Multiply defined macro "ALU_OP_XOR",
             src/main/verilog/vscale_pipeline.v:5: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:6: Multiply defined macro "ALU_OP_OR",
             src/main/verilog/vscale_pipeline.v:6: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:7: Multiply defined macro "ALU_OP_AND",
             src/main/verilog/vscale_pipeline.v:7: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:8: Multiply defined macro "ALU_OP_SRL",
             src/main/verilog/vscale_pipeline.v:8: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:9: Multiply defined macro "ALU_OP_SEQ",
             src/main/verilog/vscale_pipeline.v:9: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:10: Multiply defined macro "ALU_OP_SNE",
             src/main/verilog/vscale_pipeline.v:10: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:11: Multiply defined macro "ALU_OP_SUB",
             src/main/verilog/vscale_pipeline.v:11: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:12: Multiply defined macro "ALU_OP_SRA",
             src/main/verilog/vscale_pipeline.v:12: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:13: Multiply defined macro "ALU_OP_SLT",
             src/main/verilog/vscale_pipeline.v:13: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:14: Multiply defined macro "ALU_OP_SGE",
             src/main/verilog/vscale_pipeline.v:14: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:15: Multiply defined macro "ALU_OP_SLTU",
             src/main/verilog/vscale_pipeline.v:15: previous definition.

[NTE:PP0105] src/main/verilog/vscale_alu_ops.vh:16: Multiply defined macro "ALU_OP_SGEU",
             src/main/verilog/vscale_pipeline.v:16: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:2: Multiply defined macro "INST_WIDTH",
             src/main/verilog/vscale_pipeline.v:2: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:3: Multiply defined macro "REG_ADDR_WIDTH",
             src/main/verilog/vscale_pipeline.v:3: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:4: Multiply defined macro "XPR_LEN",
             src/main/verilog/vscale_pipeline.v:4: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:5: Multiply defined macro "DOUBLE_XPR_LEN",
             src/main/verilog/vscale_pipeline.v:5: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:6: Multiply defined macro "LOG2_XPR_LEN",
             src/main/verilog/vscale_pipeline.v:6: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:7: Multiply defined macro "SHAMT_WIDTH",
             src/main/verilog/vscale_pipeline.v:7: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:9: Multiply defined macro "RV_NOP",
             src/main/verilog/vscale_pipeline.v:9: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:13: Multiply defined macro "RV32_LOAD",
             src/main/verilog/vscale_pipeline.v:13: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:14: Multiply defined macro "RV32_STORE",
             src/main/verilog/vscale_pipeline.v:14: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:15: Multiply defined macro "RV32_MADD",
             src/main/verilog/vscale_pipeline.v:15: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:16: Multiply defined macro "RV32_BRANCH",
             src/main/verilog/vscale_pipeline.v:16: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:18: Multiply defined macro "RV32_LOAD_FP",
             src/main/verilog/vscale_pipeline.v:18: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:19: Multiply defined macro "RV32_STORE_FP",
             src/main/verilog/vscale_pipeline.v:19: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:20: Multiply defined macro "RV32_MSUB",
             src/main/verilog/vscale_pipeline.v:20: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:21: Multiply defined macro "RV32_JALR",
             src/main/verilog/vscale_pipeline.v:21: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:23: Multiply defined macro "RV32_CUSTOM_0",
             src/main/verilog/vscale_pipeline.v:23: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:24: Multiply defined macro "RV32_CUSTOM_1",
             src/main/verilog/vscale_pipeline.v:24: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:25: Multiply defined macro "RV32_NMSUB",
             src/main/verilog/vscale_pipeline.v:25: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:28: Multiply defined macro "RV32_MISC_MEM",
             src/main/verilog/vscale_pipeline.v:28: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:29: Multiply defined macro "RV32_AMO",
             src/main/verilog/vscale_pipeline.v:29: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:30: Multiply defined macro "RV32_NMADD",
             src/main/verilog/vscale_pipeline.v:30: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:31: Multiply defined macro "RV32_JAL",
             src/main/verilog/vscale_pipeline.v:31: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:33: Multiply defined macro "RV32_OP_IMM",
             src/main/verilog/vscale_pipeline.v:33: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:34: Multiply defined macro "RV32_OP",
             src/main/verilog/vscale_pipeline.v:34: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:35: Multiply defined macro "RV32_OP_FP",
             src/main/verilog/vscale_pipeline.v:35: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:36: Multiply defined macro "RV32_SYSTEM",
             src/main/verilog/vscale_pipeline.v:36: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:38: Multiply defined macro "RV32_AUIPC",
             src/main/verilog/vscale_pipeline.v:38: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:39: Multiply defined macro "RV32_LUI",
             src/main/verilog/vscale_pipeline.v:39: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:45: Multiply defined macro "RV32_CUSTOM_2",
             src/main/verilog/vscale_pipeline.v:45: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:46: Multiply defined macro "RV32_CUSTOM_3",
             src/main/verilog/vscale_pipeline.v:46: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:50: Multiply defined macro "RV32_FUNCT3_ADD_SUB",
             src/main/verilog/vscale_pipeline.v:50: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:51: Multiply defined macro "RV32_FUNCT3_SLL",
             src/main/verilog/vscale_pipeline.v:51: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:52: Multiply defined macro "RV32_FUNCT3_SLT",
             src/main/verilog/vscale_pipeline.v:52: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:53: Multiply defined macro "RV32_FUNCT3_SLTU",
             src/main/verilog/vscale_pipeline.v:53: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:54: Multiply defined macro "RV32_FUNCT3_XOR",
             src/main/verilog/vscale_pipeline.v:54: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:55: Multiply defined macro "RV32_FUNCT3_SRA_SRL",
             src/main/verilog/vscale_pipeline.v:55: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:56: Multiply defined macro "RV32_FUNCT3_OR",
             src/main/verilog/vscale_pipeline.v:56: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:57: Multiply defined macro "RV32_FUNCT3_AND",
             src/main/verilog/vscale_pipeline.v:57: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:61: Multiply defined macro "RV32_FUNCT3_BEQ",
             src/main/verilog/vscale_pipeline.v:61: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:62: Multiply defined macro "RV32_FUNCT3_BNE",
             src/main/verilog/vscale_pipeline.v:62: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:63: Multiply defined macro "RV32_FUNCT3_BLT",
             src/main/verilog/vscale_pipeline.v:63: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:64: Multiply defined macro "RV32_FUNCT3_BGE",
             src/main/verilog/vscale_pipeline.v:64: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:65: Multiply defined macro "RV32_FUNCT3_BLTU",
             src/main/verilog/vscale_pipeline.v:65: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:66: Multiply defined macro "RV32_FUNCT3_BGEU",
             src/main/verilog/vscale_pipeline.v:66: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:69: Multiply defined macro "RV32_FUNCT3_FENCE",
             src/main/verilog/vscale_pipeline.v:69: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:70: Multiply defined macro "RV32_FUNCT3_FENCE_I",
             src/main/verilog/vscale_pipeline.v:70: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:74: Multiply defined macro "RV32_FUNCT3_PRIV",
             src/main/verilog/vscale_pipeline.v:74: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:75: Multiply defined macro "RV32_FUNCT3_CSRRW",
             src/main/verilog/vscale_pipeline.v:75: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:76: Multiply defined macro "RV32_FUNCT3_CSRRS",
             src/main/verilog/vscale_pipeline.v:76: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:77: Multiply defined macro "RV32_FUNCT3_CSRRC",
             src/main/verilog/vscale_pipeline.v:77: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:78: Multiply defined macro "RV32_FUNCT3_CSRRWI",
             src/main/verilog/vscale_pipeline.v:78: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:79: Multiply defined macro "RV32_FUNCT3_CSRRSI",
             src/main/verilog/vscale_pipeline.v:79: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:80: Multiply defined macro "RV32_FUNCT3_CSRRCI",
             src/main/verilog/vscale_pipeline.v:80: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:84: Multiply defined macro "RV32_FUNCT12_ECALL",
             src/main/verilog/vscale_pipeline.v:84: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:85: Multiply defined macro "RV32_FUNCT12_EBREAK",
             src/main/verilog/vscale_pipeline.v:85: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:86: Multiply defined macro "RV32_FUNCT12_ERET",
             src/main/verilog/vscale_pipeline.v:86: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:87: Multiply defined macro "RV32_FUNCT12_WFI",
             src/main/verilog/vscale_pipeline.v:87: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:90: Multiply defined macro "RV32_FUNCT7_MUL_DIV",
             src/main/verilog/vscale_pipeline.v:90: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:92: Multiply defined macro "RV32_FUNCT3_MUL",
             src/main/verilog/vscale_pipeline.v:92: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:93: Multiply defined macro "RV32_FUNCT3_MULH",
             src/main/verilog/vscale_pipeline.v:93: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:94: Multiply defined macro "RV32_FUNCT3_MULHSU",
             src/main/verilog/vscale_pipeline.v:94: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:95: Multiply defined macro "RV32_FUNCT3_MULHU",
             src/main/verilog/vscale_pipeline.v:95: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:96: Multiply defined macro "RV32_FUNCT3_DIV",
             src/main/verilog/vscale_pipeline.v:96: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:97: Multiply defined macro "RV32_FUNCT3_DIVU",
             src/main/verilog/vscale_pipeline.v:97: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:98: Multiply defined macro "RV32_FUNCT3_REM",
             src/main/verilog/vscale_pipeline.v:98: previous definition.

[NTE:PP0105] src/main/verilog/rv32_opcodes.vh:99: Multiply defined macro "RV32_FUNCT3_REMU",
             src/main/verilog/vscale_pipeline.v:99: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:1: Multiply defined macro "MD_OP_WIDTH",
             src/main/verilog/vscale_pipeline.v:1: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:2: Multiply defined macro "MD_OP_MUL",
             src/main/verilog/vscale_pipeline.v:2: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:3: Multiply defined macro "MD_OP_DIV",
             src/main/verilog/vscale_pipeline.v:3: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:4: Multiply defined macro "MD_OP_REM",
             src/main/verilog/vscale_pipeline.v:4: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:6: Multiply defined macro "MD_OUT_SEL_WIDTH",
             src/main/verilog/vscale_pipeline.v:6: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:7: Multiply defined macro "MD_OUT_LO",
             src/main/verilog/vscale_pipeline.v:7: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:8: Multiply defined macro "MD_OUT_HI",
             src/main/verilog/vscale_pipeline.v:8: previous definition.

[NTE:PP0105] src/main/verilog/vscale_md_constants.vh:9: Multiply defined macro "MD_OUT_REM",
             src/main/verilog/vscale_pipeline.v:9: previous definition.

Running: cd ../../../build/tests/RiscV/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
[INF:CM0029] Using global timescale: "1ns/10ps".

[INF:CP0300] Compilation...

[INF:CP0303] src/main/verilog/vscale_PC_mux.v:4: Compile module "work@vscale_PC_mux".

[INF:CP0303] src/main/verilog/vscale_alu.v:4: Compile module "work@vscale_alu".

[INF:CP0303] src/main/verilog/vscale_core.v:6: Compile module "work@vscale_core".

[INF:CP0303] src/main/verilog/vscale_csr_file.v:6: Compile module "work@vscale_csr_file".

[INF:CP0303] src/main/verilog/vscale_ctrl.v:7: Compile module "work@vscale_ctrl".

[INF:CP0303] src/test/verilog/vscale_dp_hasti_sram.v:3: Compile module "work@vscale_dp_hasti_sram".

[INF:CP0303] src/main/verilog/vscale_hasti_bridge.v:3: Compile module "work@vscale_hasti_bridge".

[INF:CP0303] src/test/verilog/vscale_hex_tb.v:4: Compile module "work@vscale_hex_tb".

[INF:CP0303] src/main/verilog/vscale_imm_gen.v:4: Compile module "work@vscale_imm_gen".

[INF:CP0303] src/main/verilog/vscale_mul_div.v:5: Compile module "work@vscale_mul_div".

[INF:CP0303] src/main/verilog/vscale_pipeline.v:8: Compile module "work@vscale_pipeline".

[INF:CP0303] src/main/verilog/vscale_regfile.v:3: Compile module "work@vscale_regfile".

[INF:CP0303] src/test/verilog/vscale_sim_top.v:5: Compile module "work@vscale_sim_top".

[INF:CP0303] src/main/verilog/vscale_src_a_mux.v:4: Compile module "work@vscale_src_a_mux".

[INF:CP0303] src/main/verilog/vscale_src_b_mux.v:4: Compile module "work@vscale_src_b_mux".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] src/main/verilog/vscale_PC_mux.v:12: Implicit port type (wire) for "PC_PIF".

[NTE:CP0309] src/main/verilog/vscale_core.v:9: Implicit port type (wire) for "imem_haddr",
there are 22 more instances of this message.

[NTE:CP0309] src/main/verilog/vscale_csr_file.v:14: Implicit port type (wire) for "illegal_access",
there are 6 more instances of this message.

[NTE:CP0309] src/main/verilog/vscale_ctrl.v:19: Implicit port type (wire) for "bypass_rs1",
there are 3 more instances of this message.

[NTE:CP0309] src/test/verilog/vscale_dp_hasti_sram.v:14: Implicit port type (wire) for "p0_hrdata",
there are 5 more instances of this message.

[NTE:CP0309] src/main/verilog/vscale_hasti_bridge.v:4: Implicit port type (wire) for "haddr",
there are 10 more instances of this message.

[NTE:CP0309] src/main/verilog/vscale_mul_div.v:9: Implicit port type (wire) for "req_ready",
there are 2 more instances of this message.

[NTE:CP0309] src/main/verilog/vscale_pipeline.v:13: Implicit port type (wire) for "imem_addr",
there are 8 more instances of this message.

[NTE:CP0309] src/main/verilog/vscale_regfile.v:6: Implicit port type (wire) for "rd1",
there are 1 more instances of this message.

[NTE:CP0309] src/test/verilog/vscale_sim_top.v:9: Implicit port type (wire) for "htif_pcr_req_ready",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] src/test/verilog/vscale_hex_tb.v:4: Top level module "work@vscale_hex_tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 16.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/tests/RiscV/slpp_all//surelog.uhdm...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 226

