{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465328075265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465328075265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 16:34:34 2016 " "Processing started: Tue Jun 07 16:34:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465328075265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328075265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_TV -c DE2_115_TV " "Command: quartus_sta DE2_115_TV -c DE2_115_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328075265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1465328075375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328076078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328076078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328076187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328076187 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "394 " "TimeQuest Timing Analyzer is analyzing 394 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077250 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k5m1 " "Entity dcfifo_k5m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465328077703 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465328077703 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1465328077703 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077703 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_115_golden_sopc.sdc " "Reading SDC File: 'de2_115_golden_sopc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077781 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 11 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 11 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1465328077781 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 11 -phase -105.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 11 -phase -105.00 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1465328077781 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 16 -multiply_by 11 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 16 -multiply_by 11 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1465328077781 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328077844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077844 "|DE2_115_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[2\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[2\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328077844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077844 "|DE2_115_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328077844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077844 "|DE2_115_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProcessamentoPlacar:proc_plac\|ProcessamentoDigito:processamentoDigito1\|SomaPixels:somaPixels9\|soma\[13\] KEY\[1\] " "Register ProcessamentoPlacar:proc_plac\|ProcessamentoDigito:processamentoDigito1\|SomaPixels:somaPixels9\|soma\[13\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328077844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077844 "|DE2_115_TV|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|H_Cont\[0\] " "Node: VGA_Ctrl:u9\|H_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch numero\[1\]\[6\]\[2\]\[7\] VGA_Ctrl:u9\|H_Cont\[0\] " "Latch numero\[1\]\[6\]\[2\]\[7\] is being clocked by VGA_Ctrl:u9\|H_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328077844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077844 "|DE2_115_TV|VGA_Ctrl:u9|H_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328077844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077844 "|DE2_115_TV|Reset_Delay:u3|oRST_0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077906 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328077922 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328077922 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328077922 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328077922 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1465328077922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465328077984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465328078109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328078109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.896 " "Worst-case setup slack is -6.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328078109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328078109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.896            -521.243 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -6.896            -521.243 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328078109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250             -75.695 TD_CLK27  " "   -1.250             -75.695 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328078109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.038               0.000 CLOCK_50  " "   14.038               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328078109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.610               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   51.610               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328078109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328078109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.309               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 TD_CLK27  " "    0.366               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "    0.402               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 CLOCK_50  " "    0.407               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328079172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.278 " "Worst-case recovery slack is -5.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.278           -1905.257 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -5.278           -1905.257 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.801             -67.214 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   -4.801             -67.214 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488            -818.570 TD_CLK27  " "   -1.488            -818.570 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328079187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328079187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328080219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328080219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 TD_CLK27  " "    0.898               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328080219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    2.897               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328080219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.694               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "    3.694               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328080219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328080219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.733 " "Worst-case minimum pulse width slack is 4.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.733               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 CLOCK_50  " "    9.645               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.958               0.000 TD_CLK27  " "   17.958               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.610               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   26.610               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.669               0.000 AUD_XCK  " "   49.669               0.000 AUD_XCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328081250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328081250 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328084703 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.829 ns " "Worst Case Available Settling Time: 8.829 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328084750 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328084750 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465328085812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328085953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328088453 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 "|DE2_115_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[2\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[2\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 "|DE2_115_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 "|DE2_115_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProcessamentoPlacar:proc_plac\|ProcessamentoDigito:processamentoDigito1\|SomaPixels:somaPixels9\|soma\[13\] KEY\[1\] " "Register ProcessamentoPlacar:proc_plac\|ProcessamentoDigito:processamentoDigito1\|SomaPixels:somaPixels9\|soma\[13\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 "|DE2_115_TV|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|H_Cont\[0\] " "Node: VGA_Ctrl:u9\|H_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch numero\[1\]\[6\]\[2\]\[7\] VGA_Ctrl:u9\|H_Cont\[0\] " "Latch numero\[1\]\[6\]\[2\]\[7\] is being clocked by VGA_Ctrl:u9\|H_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 "|DE2_115_TV|VGA_Ctrl:u9|H_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 "|DE2_115_TV|Reset_Delay:u3|oRST_0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328089156 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328089156 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328089156 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089156 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465328089219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.168 " "Worst-case setup slack is -6.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.168            -466.073 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -6.168            -466.073 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031             -61.952 TD_CLK27  " "   -1.031             -61.952 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.460               0.000 CLOCK_50  " "   14.460               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.845               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   51.845               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.317               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 TD_CLK27  " "    0.352               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "    0.353               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 CLOCK_50  " "    0.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328089250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328089250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.715 " "Worst-case recovery slack is -4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.715           -1696.237 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -4.715           -1696.237 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238             -59.332 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   -4.238             -59.332 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295            -690.897 TD_CLK27  " "   -1.295            -690.897 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328090281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.805 " "Worst-case removal slack is 0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 TD_CLK27  " "    0.805               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.540               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    2.540               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.249               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "    3.249               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328090312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.723 " "Worst-case minimum pulse width slack is 4.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.723               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.723               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.590               0.000 CLOCK_50  " "    9.590               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.985               0.000 TD_CLK27  " "   17.985               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.612               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   26.612               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.669               0.000 AUD_XCK  " "   49.669               0.000 AUD_XCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328090344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328090344 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328095969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.924 ns " "Worst Case Available Settling Time: 8.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328096063 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096063 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465328096078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328096594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 "|DE2_115_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[2\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[2\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328096594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 "|DE2_115_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328096594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 "|DE2_115_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ProcessamentoPlacar:proc_plac\|ProcessamentoDigito:processamentoDigito1\|SomaPixels:somaPixels9\|soma\[13\] KEY\[1\] " "Register ProcessamentoPlacar:proc_plac\|ProcessamentoDigito:processamentoDigito1\|SomaPixels:somaPixels9\|soma\[13\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328096594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 "|DE2_115_TV|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|H_Cont\[0\] " "Node: VGA_Ctrl:u9\|H_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch numero\[1\]\[6\]\[2\]\[7\] VGA_Ctrl:u9\|H_Cont\[0\] " "Latch numero\[1\]\[6\]\[2\]\[7\] is being clocked by VGA_Ctrl:u9\|H_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328096594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 "|DE2_115_TV|VGA_Ctrl:u9|H_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD1_ADDR\[8\]~1 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465328096594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 "|DE2_115_TV|Reset_Delay:u3|oRST_0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096594 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328096609 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328096609 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] with master clock period: 37.000 found on PLL node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1465328096609 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465328096625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.592 " "Worst-case setup slack is -3.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.592            -274.173 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -3.592            -274.173 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -5.344 TD_CLK27  " "   -0.230              -5.344 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.918               0.000 CLOCK_50  " "   16.918               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.739               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   52.739               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.112               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 TD_CLK27  " "    0.151               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "    0.181               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.845 " "Worst-case recovery slack is -2.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845           -1030.008 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -2.845           -1030.008 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.617             -36.638 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   -2.617             -36.638 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310            -101.807 TD_CLK27  " "   -0.310            -101.807 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 TD_CLK27  " "    0.362               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.484               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    1.484               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.930               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "    1.930               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.803 " "Worst-case minimum pulse width slack is 4.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.803               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    4.803               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267               0.000 CLOCK_50  " "    9.267               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.706               0.000 TD_CLK27  " "   17.706               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.681               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\]  " "   26.681               0.000 u6\|sdram_pll1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.879               0.000 AUD_XCK  " "   49.879               0.000 AUD_XCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465328096703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328096703 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328097000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.454 ns " "Worst Case Available Settling Time: 9.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465328097047 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328097047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328098156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328098156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465328098625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 16:34:58 2016 " "Processing ended: Tue Jun 07 16:34:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465328098625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465328098625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465328098625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465328098625 ""}
