/** ========================================================================= *
 *
 * @file mpu6050_regs.h
 * @date 04-11-2025
 * @author Maksym Tkachuk <max.r.tkachuk@gmail.com>
 *
 * @brief MPU6050 Registers & Register Field Masks/Positions
 *
 *  ========================================================================= */
#pragma once

#ifdef __cplusplus
extern "C" {
#endif

/* Includes ================================================================= */
/* Defines ================================================================== */
#define MPU6050_I2C_ADDR 0x68

#define MPU6050_WHO_AM_I 0x68

#define MPU6050_REG_SELF_TEST_X         0x0D
#define MPU6050_REG_SELF_TEST_Y         0x0E
#define MPU6050_REG_SELF_TEST_Z         0x0F
#define MPU6050_REG_SELF_TEST_A         0x10
#define MPU6050_REG_SMPLRT_DIV          0x19
#define MPU6050_REG_CONFIG              0x1A
#define MPU6050_REG_GYRO_CONFIG         0x1B
#define MPU6050_REG_ACCEL_CONFIG        0x1C
#define MPU6050_REG_FIFO_EN             0x23
#define MPU6050_REG_I2C_MST_CTRL        0x24
#define MPU6050_REG_I2C_SLV0_ADDR       0x25
#define MPU6050_REG_I2C_SLV0_REG        0x26
#define MPU6050_REG_I2C_SLV0_CTRL       0x27
#define MPU6050_REG_I2C_SLV1_ADDR       0x28
#define MPU6050_REG_I2C_SLV1_REG        0x29
#define MPU6050_REG_I2C_SLV1_CTRL       0x2A
#define MPU6050_REG_I2C_SLV2_ADDR       0x2B
#define MPU6050_REG_I2C_SLV2_REG        0x2C
#define MPU6050_REG_I2C_SLV2_CTRL       0x2D
#define MPU6050_REG_I2C_SLV3_ADDR       0x2E
#define MPU6050_REG_I2C_SLV3_REG        0x2F
#define MPU6050_REG_I2C_SLV3_CTRL       0x30
#define MPU6050_REG_I2C_SLV4_ADDR       0x31
#define MPU6050_REG_I2C_SLV4_REG        0x32
#define MPU6050_REG_I2C_SLV4_DO         0x33
#define MPU6050_REG_I2C_SLV4_CTRL       0x34
#define MPU6050_REG_I2C_SLV4_DI         0x35
#define MPU6050_REG_I2C_MST_STATUS      0x36
#define MPU6050_REG_INT_PIN_CFG         0x37
#define MPU6050_REG_INT_ENABLE          0x38
#define MPU6050_REG_INT_STATUS          0x3A
#define MPU6050_REG_ACCEL_XOUT_H        0x3B
#define MPU6050_REG_ACCEL_XOUT_L        0x3C
#define MPU6050_REG_ACCEL_YOUT_H        0x3D
#define MPU6050_REG_ACCEL_YOUT_L        0x3E
#define MPU6050_REG_ACCEL_ZOUT_H        0x3F
#define MPU6050_REG_ACCEL_ZOUT_L        0x40
#define MPU6050_REG_TEMP_OUT_H          0x41
#define MPU6050_REG_TEMP_OUT_L          0x42
#define MPU6050_REG_GYRO_XOUT_H         0x43
#define MPU6050_REG_GYRO_XOUT_L         0x44
#define MPU6050_REG_GYRO_YOUT_H         0x45
#define MPU6050_REG_GYRO_YOUT_L         0x46
#define MPU6050_REG_GYRO_ZOUT_H         0x47
#define MPU6050_REG_GYRO_ZOUT_L         0x48
#define MPU6050_REG_EXT_SENS_DATA_00    0x49
#define MPU6050_REG_EXT_SENS_DATA_01    0x4A
#define MPU6050_REG_EXT_SENS_DATA_02    0x4B
#define MPU6050_REG_EXT_SENS_DATA_03    0x4C
#define MPU6050_REG_EXT_SENS_DATA_04    0x4E
#define MPU6050_REG_EXT_SENS_DATA_05    0x4D
#define MPU6050_REG_EXT_SENS_DATA_06    0x4F
#define MPU6050_REG_EXT_SENS_DATA_07    0x60
#define MPU6050_REG_EXT_SENS_DATA_08    0x51
#define MPU6050_REG_EXT_SENS_DATA_09    0x52
#define MPU6050_REG_EXT_SENS_DATA_10    0x53
#define MPU6050_REG_EXT_SENS_DATA_11    0x54
#define MPU6050_REG_EXT_SENS_DATA_12    0x55
#define MPU6050_REG_EXT_SENS_DATA_13    0x56
#define MPU6050_REG_EXT_SENS_DATA_14    0x57
#define MPU6050_REG_EXT_SENS_DATA_15    0x58
#define MPU6050_REG_EXT_SENS_DATA_16    0x59
#define MPU6050_REG_EXT_SENS_DATA_17    0x5A
#define MPU6050_REG_EXT_SENS_DATA_18    0x5B
#define MPU6050_REG_EXT_SENS_DATA_19    0x5C
#define MPU6050_REG_EXT_SENS_DATA_20    0x5D
#define MPU6050_REG_EXT_SENS_DATA_21    0x5E
#define MPU6050_REG_SENS_DATA_22        0x5F
#define MPU6050_REG_SENS_DATA_23        0x60
#define MPU6050_REG_I2C_SLV0_DO         0x63
#define MPU6050_REG_I2C_SLV1_DO         0x64
#define MPU6050_REG_I2C_SLV2_DO         0x65
#define MPU6050_REG_I2C_SLV3_DO         0x66
#define MPU6050_REG_I2C_MST_DELAY_CTRL  0x67
#define MPU6050_REG_SIGNAL_PATH_RESET   0x68
#define MPU6050_REG_USER_CTRL           0x6A
#define MPU6050_REG_PWR_MGMT_1          0x6B
#define MPU6050_REG_PWR_MGMT_2          0x6C
#define MPU6050_REG_FIFO_COUNTH         0x72
#define MPU6050_REG_FIFO_COUNTL         0x73
#define MPU6050_REG_FIFO_R_W            0x74
#define MPU6050_REG_WHO_AM_I            0x75

// MPU6050_REG_SELF_TEST_X
#define MPU6050_SELF_TEST_X_MASK_XG_TEST  0b00011111
#define MPU6050_SELF_TEST_X_POS_XG_TEST   0

#define MPU6050_SELF_TEST_X_MASK_XA_TEST  0b11100000
#define MPU6050_SELF_TEST_X_POS_XA_TEST   5

// MPU6050_REG_SELF_TEST_Y
#define MPU6050_SELF_TEST_Y_MASK_YG_TEST  0b00011111
#define MPU6050_SELF_TEST_Y_POS_YG_TEST   0

#define MPU6050_SELF_TEST_Y_MASK_YA_TEST  0b11100000
#define MPU6050_SELF_TEST_Y_POS_YA_TEST   5

// MPU6050_REG_SELF_TEST_Z
#define MPU6050_SELF_TEST_Z_MASK_ZG_TEST  0b00011111
#define MPU6050_SELF_TEST_Z_POS_ZG_TEST   0

#define MPU6050_SELF_TEST_Z_MASK_ZA_TEST  0b11100000
#define MPU6050_SELF_TEST_Z_POS_ZA_TEST   5

// MPU6050_REG_SELF_TEST_A
#define MPU6050_SELF_TEST_A_MASK_ZA_TEST  0b00000011
#define MPU6050_SELF_TEST_A_POS_ZA_TEST   0

#define MPU6050_SELF_TEST_A_MASK_YA_TEST  0b00001100
#define MPU6050_SELF_TEST_A_POS_YA_TEST   2

#define MPU6050_SELF_TEST_A_MASK_XA_TEST  0b00110000
#define MPU6050_SELF_TEST_A_POS_XA_TEST   4

// MPU6050_REG_CONFIG
#define MPU6050_CONFIG_MASK_DLPF_CFG  0b00000111
#define MPU6050_CONFIG_POS_DLPF_CFG   0

#define MPU6050_CONFIG_MASK_EXT_SYNC_SET  0b00111000
#define MPU6050_CONFIG_POS_EXT_SYNC_SET   3

// MPU6050_REG_GYRO_CONFIG
#define MPU6050_GYRO_CONFIG_MASK_FS_SEL 0b00011000
#define MPU6050_GYRO_CONFIG_POS_FS_SEL  3

// MPU6050_REG_ACCEL_CONFIG
#define MPU6050_ACCEL_CONFIG_MASK_AFS_SEL 0b00011000
#define MPU6050_ACCEL_CONFIG_POS_AFS_SEL  3

#define MPU6050_ACCEL_CONFIG_MASK_ZA_ST   0b00100000
#define MPU6050_ACCEL_CONFIG_POS_ZA_ST    5

#define MPU6050_ACCEL_CONFIG_MASK_YA_ST   0b01000000
#define MPU6050_ACCEL_CONFIG_POS_YA_ST    6

#define MPU6050_ACCEL_CONFIG_MASK_XA_ST   0b10000000
#define MPU6050_ACCEL_CONFIG_POS_XA_ST    7

// MPU6050_REG_FIFO_EN
#define MPU6050_FIFO_EN_MASK_SLV0_FIFO_EN   0b00000001
#define MPU6050_FIFO_EN_POS_SLV0_FIFO_EN    0

#define MPU6050_FIFO_EN_MASK_SLV1_FIFO_EN   0b00000010
#define MPU6050_FIFO_EN_POS_SLV1_FIFO_EN    1

#define MPU6050_FIFO_EN_MASK_SLV2_FIFO_EN   0b00000100
#define MPU6050_FIFO_EN_POS_SLV2_FIFO_EN    2

#define MPU6050_FIFO_EN_MASK_ACCEL_FIFO_EN  0b00001000
#define MPU6050_FIFO_EN_POS_ACCEL_FIFO_EN   3

#define MPU6050_FIFO_EN_MASK_ZG_FIFO_EN     0b00010000
#define MPU6050_FIFO_EN_POS_ZG_FIFO_EN      4

#define MPU6050_FIFO_EN_MASK_YG_FIFO_EN     0b00100000
#define MPU6050_FIFO_EN_POS_YG_FIFO_EN      5

#define MPU6050_FIFO_EN_MASK_XG_FIFO_EN     0b01000000
#define MPU6050_FIFO_EN_POS_XG_FIFO_EN      6

#define MPU6050_FIFO_EN_MASK_TEMP_FIFO_EN   0b10000000
#define MPU6050_FIFO_EN_POS_TEMP_FIFO_EN    7

// MPU6050_REG_I2C_MST_CTRL
#define MPU6050_I2C_MST_CTRL_MASK_I2C_MST_CLK   0b00001111
#define MPU6050_I2C_MST_CTRL_POS_I2C_MST_CLK    0

#define MPU6050_I2C_MST_CTRL_MASK_I2C_MST_P_NSR 0b00010000
#define MPU6050_I2C_MST_CTRL_POS_I2C_MST_P_NSR  4

#define MPU6050_I2C_MST_CTRL_MASK_SLV3_FIFO_EN  0b00100000
#define MPU6050_I2C_MST_CTRL_POS_SLV3_FIFO_EN   5

#define MPU6050_I2C_MST_CTRL_MASK_WAIT_FOR_ES   0b01000000
#define MPU6050_I2C_MST_CTRL_POS_WAIT_FOR_ES    6

#define MPU6050_I2C_MST_CTRL_MASK_MULT_MST_EN   0b10000000
#define MPU6050_I2C_MST_CTRL_POS_MULT_MST_EN    7

// MPU6050_REG_I2C_SLVx_ADDR (x = [0-4])
#define MPU6050_I2C_SLVx_ADDR_MASK_ADDR 0b01111111
#define MPU6050_I2C_SLVx_ADDR_POS_ADDR  0

#define MPU6050_I2C_SLVx_ADDR_MASK_RW   0b10000000
#define MPU6050_I2C_SLVx_ADDR_POS_RW    7

// MPU6050_REG_I2C_SLVx_CTRL (x = [0-3])
#define MPU6050_I2C_SLVx_CTRL_MASK_LEN      0b00001111
#define MPU6050_I2C_SLVx_CTRL_POS_LEN       0

#define MPU6050_I2C_SLVx_CTRL_MASK_GRP      0b00010000
#define MPU6050_I2C_SLVx_CTRL_POS_GRP       4

#define MPU6050_I2C_SLVx_CTRL_MASK_REG_DIS  0b00100000
#define MPU6050_I2C_SLVx_CTRL_POS_REG_DIS   5

#define MPU6050_I2C_SLVx_CTRL_MASK_BYTE_SW  0b01000000
#define MPU6050_I2C_SLVx_CTRL_POS_BYTE_SW   6

#define MPU6050_I2C_SLVx_CTRL_MASK_BYTE_EN  0b10000000
#define MPU6050_I2C_SLVx_CTRL_POS_BYTE_EN   7

// MPU6050_REG_I2C_SLV4_CTRL
#define MPU6050_I2C_SLV4_CTRL_MASK_I2C_MST_DLY  0b00011111
#define MPU6050_I2C_SLV4_CTRL_POS_I2C_MST_DLY   0

#define MPU6050_I2C_SLV4_CTRL_MASK_REG_DIS      0b00100000
#define MPU6050_I2C_SLV4_CTRL_POS_REG_DIS       5

#define MPU6050_I2C_SLV4_CTRL_MASK_INT_EN       0b01000000
#define MPU6050_I2C_SLV4_CTRL_POS_INT_EN        6

#define MPU6050_I2C_SLV4_CTRL_MASK_EN           0b10000000
#define MPU6050_I2C_SLV4_CTRL_POS_EN            7

// MPU6050_REG_I2C_MST_STATUS
#define MPU6050_I2C_MST_STATUS_MASK_SLV0_NACK     0b00000001
#define MPU6050_I2C_MST_STATUS_POS_SLV0_NACK      0

#define MPU6050_I2C_MST_STATUS_MASK_SLV1_NACK     0b00000010
#define MPU6050_I2C_MST_STATUS_POS_SLV1_NACK      1

#define MPU6050_I2C_MST_STATUS_MASK_SLV2_NACK     0b00000100
#define MPU6050_I2C_MST_STATUS_POS_SLV2_NACK      2

#define MPU6050_I2C_MST_STATUS_MASK_SLV3_NACK     0b00001000
#define MPU6050_I2C_MST_STATUS_POS_SLV3_NACK      3

#define MPU6050_I2C_MST_STATUS_MASK_SLV4_NACK     0b00010000
#define MPU6050_I2C_MST_STATUS_POS_SLV4_NACK      4

#define MPU6050_I2C_MST_STATUS_MASK_LOST_ARB      0b00100000
#define MPU6050_I2C_MST_STATUS_POS_LOST_ARB       5

#define MPU6050_I2C_MST_STATUS_MASK_SLV4_DONE     0b01000000
#define MPU6050_I2C_MST_STATUS_POS_SLV4_DONE      6

#define MPU6050_I2C_MST_STATUS_MASK_PASS_THROUGH  0b10000000
#define MPU6050_I2C_MST_STATUS_POS_PASS_THROUGH   7

// MPU6050_REG_INT_PIN_CFG
#define MPU6050_INT_PIN_CFG_MASK_I2C_BYPASS_EN    0b00000010
#define MPU6050_INT_PIN_CFG_POS_I2C_BYPASS_EN     1

#define MPU6050_INT_PIN_CFG_MASK_FSYNC_INT_EN     0b00000100
#define MPU6050_INT_PIN_CFG_POS_FSYNC_INT_EN      2

#define MPU6050_INT_PIN_CFG_MASK_FSYNC_INT_LEVEL  0b00001000
#define MPU6050_INT_PIN_CFG_POS_FSYNC_INT_LEVEL   3

#define MPU6050_INT_PIN_CFG_MASK_INT_RD_CLEAR     0b00010000
#define MPU6050_INT_PIN_CFG_POS_INT_RD_CLEAR      4

#define MPU6050_INT_PIN_CFG_MASK_LATCH_INT_EN     0b00100000
#define MPU6050_INT_PIN_CFG_POS_LATCH_INT_EN      5

#define MPU6050_INT_PIN_CFG_MASK_INT_OPEN         0b01000000
#define MPU6050_INT_PIN_CFG_POS_INT_OPEN          6

#define MPU6050_INT_PIN_CFG_MASK_INT_LEVEL        0b10000000
#define MPU6050_INT_PIN_CFG_POS_INT_LEVEL         7

// MPU6050_REG_INT_ENABLE
#define MPU6050_INT_ENABLE_MASK_DATA_RDY_EN     0b00000001
#define MPU6050_INT_ENABLE_POS_DATA_RDY_EN      0

#define MPU6050_INT_ENABLE_MASK_I2C_MST_INT_EN  0b00001000
#define MPU6050_INT_ENABLE_POS_I2C_MST_INT_EN   3

#define MPU6050_INT_ENABLE_MASK_FIFO_OFLOW_EN   0b00010000
#define MPU6050_INT_ENABLE_POS_FIFO_OFLOW_EN    4

// MPU6050_REG_INT_STATUS
#define MPU6050_INT_STATUS_MASK_DATA_RDY_EN     0b00000001
#define MPU6050_INT_STATUS_POS_DATA_RDY_EN      0

#define MPU6050_INT_STATUS_MASK_I2C_MST_INT_EN  0b00001000
#define MPU6050_INT_STATUS_POS_I2C_MST_INT_EN   3

#define MPU6050_INT_STATUS_MASK_FIFO_OFLOW_EN   0b00010000
#define MPU6050_INT_STATUS_POS_FIFO_OFLOW_EN    4

// MPU6050_REG_I2C_MST_DELAY_CTRL
#define MPU6050_I2C_MST_DELAY_CTRL_MASK_I2C_SLV0_DLY_EN     0b00000001
#define MPU6050_I2C_MST_DELAY_CTRL_POS_I2C_SLV0_DLY_EN      0

#define MPU6050_I2C_MST_DELAY_CTRL_MASK_I2C_SLV1_DLY_EN     0b00000010
#define MPU6050_I2C_MST_DELAY_CTRL_POS_I2C_SLV1_DLY_EN      1

#define MPU6050_I2C_MST_DELAY_CTRL_MASK_I2C_SLV2_DLY_EN     0b00000100
#define MPU6050_I2C_MST_DELAY_CTRL_POS_I2C_SLV2_DLY_EN      2

#define MPU6050_I2C_MST_DELAY_CTRL_MASK_I2C_SLV3_DLY_EN     0b00001000
#define MPU6050_I2C_MST_DELAY_CTRL_POS_I2C_SLV3_DLY_EN      3

#define MPU6050_I2C_MST_DELAY_CTRL_MASK_I2C_SLV4_DLY_EN     0b00010000
#define MPU6050_I2C_MST_DELAY_CTRL_POS_I2C_SLV4_DLY_EN      4

#define MPU6050_I2C_MST_DELAY_CTRL_MASK_I2C_DELAY_ES_SHADOW 0b10000000
#define MPU6050_I2C_MST_DELAY_CTRL_POS_I2C_DELAY_ES_SHADOW  7

// MPU6050_REG_SIGNAL_PATH_RESET
#define MPU6050_SIGNAL_PATH_RESET_MASK_TEMP_RESET   0b00000001
#define MPU6050_SIGNAL_PATH_RESET_POS_TEMP_RESET    0

#define MPU6050_SIGNAL_PATH_RESET_MASK_ACCEL_RESET  0b00000010
#define MPU6050_SIGNAL_PATH_RESET_POS_ACCEL_RESET   1

#define MPU6050_SIGNAL_PATH_RESET_MASK_GYRO_RESET   0b00000100
#define MPU6050_SIGNAL_PATH_RESET_POS_GYRO_RESET    2

// MPU6050_REG_USER_CTRL
#define MPU6050_USER_CTRL_MASK_TEMP_RESET     0b00000001
#define MPU6050_USER_CTRL_POS_TEMP_RESET      0

#define MPU6050_USER_CTRL_MASK_I2C_MST_RESET  0b00000010
#define MPU6050_USER_CTRL_POS_I2C_MST_RESET   1

#define MPU6050_USER_CTRL_MASK_FIFO_RESET     0b00000100
#define MPU6050_USER_CTRL_POS_FIFO_RESET      2

#define MPU6050_USER_CTRL_MASK_I2C_IF_DIS     0b00010000
#define MPU6050_USER_CTRL_POS_I2C_IF_DIS      4

#define MPU6050_USER_CTRL_MASK_I2C_MST_EN     0b00100000
#define MPU6050_USER_CTRL_POS_I2C_MST_EN      5

#define MPU6050_USER_CTRL_MASK_FIFO_EN        0b01000000
#define MPU6050_USER_CTRL_POS_FIFO_EN         6

// MPU6050_REG_PWR_MGMT_1
#define MPU6050_PWR_MGMT_1_MASK_CLKSEL        0b00000111
#define MPU6050_PWR_MGMT_1_POS_CLKSEL         0

#define MPU6050_PWR_MGMT_1_MASK_TEMP_DIS      0b00001000
#define MPU6050_PWR_MGMT_1_POS_TEMP_DIS       3

#define MPU6050_PWR_MGMT_1_MASK_CYCLE         0b00100000
#define MPU6050_PWR_MGMT_1_POS_CYCLE          5

#define MPU6050_PWR_MGMT_1_MASK_SLEEP         0b01000000
#define MPU6050_PWR_MGMT_1_POS_SLEEP          6

#define MPU6050_PWR_MGMT_1_MASK_DEVICE_RESET  0b10000000
#define MPU6050_PWR_MGMT_1_POS_DEVICE_RESET   7

// MPU6050_REG_PWR_MGMT_2
#define MPU6050_PWR_MGMT_2_MASK_STBY_ZG       0b00000001
#define MPU6050_PWR_MGMT_2_POS_STBY_ZG        0

#define MPU6050_PWR_MGMT_2_MASK_STBY_YG       0b00000010
#define MPU6050_PWR_MGMT_2_POS_STBY_YG        1

#define MPU6050_PWR_MGMT_2_MASK_STBY_XG       0b00000100
#define MPU6050_PWR_MGMT_2_POS_STBY_XG        2

#define MPU6050_PWR_MGMT_2_MASK_INT_STBY_ZA   0b00001000
#define MPU6050_PWR_MGMT_2_POS_INT_STBY_ZA    3

#define MPU6050_PWR_MGMT_2_MASK_STBY_YA       0b00010000
#define MPU6050_PWR_MGMT_2_POS_STBY_YA        4

#define MPU6050_PWR_MGMT_2_MASK_STBY_XA       0b00100000
#define MPU6050_PWR_MGMT_2_POS_STBY_XA        5

#define MPU6050_PWR_MGMT_2_MASK_LP_WAKE_CTRL  0b11000000
#define MPU6050_PWR_MGMT_2_POS_LP_WAKE_CTRL   6

// MPU6050_REG_WHO_AM_I
#define MPU6050_WHO_AM_I_MASK 0b01111110
#define MPU6050_WHO_AM_I_POS  1

/* Macros =================================================================== */
/* Enums ==================================================================== */
typedef enum {
  MPU6050_CLK_SRC_INTERNAL_8MHZ           = 0,
  MPU6050_CLK_SRC_PLL_GYRO_X_REF          = 1,
  MPU6050_CLK_SRC_PLL_GYRO_Y_REF          = 2,
  MPU6050_CLK_SRC_PLL_GYRO_Z_REF          = 3,
  MPU6050_CLK_SRC_PLL_EXT_32_768_KHZ_REF  = 4,
  MPU6050_CLK_SRC_PLL_EXT_19_2_MHZ_REF    = 5,
  MPU6050_CLK_SRC_STOP                    = 6,
} mpu6050_clk_src_t;

typedef enum {
  MPU6050_GYRO_FS_SEL_250_DEG_PER_S  = 0,
  MPU6050_GYRO_FS_SEL_500_DEG_PER_S  = 1,
  MPU6050_GYRO_FS_SEL_1000_DEG_PER_S = 2,
  MPU6050_GYRO_FS_SEL_2000_DEG_PER_S = 3,
} mpu6050_gyro_fs_sel_t;

typedef enum {
  MPU6050_ACCEL_AFS_SEL_2G  = 0,
  MPU6050_ACCEL_AFS_SEL_4G  = 1,
  MPU6050_ACCEL_AFS_SEL_8G = 2,
  MPU6050_ACCEL_AFS_SEL_16G = 3,
} mpu6050_accel_afs_sel_t;

/* Types ==================================================================== */
/* Variables ================================================================ */
/* Shared functions ========================================================= */

#ifdef __cplusplus
}
#endif