#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Aug 25 19:45:23 2017
# Process ID: 3214
# Current directory: /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1
# Command line: vivado -log ccc_design_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source ccc_design_wrapper.tcl -notrace
# Log file: /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1/ccc_design_wrapper.vdi
# Journal file: /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ccc_design_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_processing_system7_0_0/ccc_design_processing_system7_0_0.xdc] for cell 'ccc_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_processing_system7_0_0/ccc_design_processing_system7_0_0.xdc] for cell 'ccc_design_i/processing_system7_0/inst'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_0/ccc_design_axi_gpio_0_0_board.xdc] for cell 'ccc_design_i/btn/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_0/ccc_design_axi_gpio_0_0_board.xdc] for cell 'ccc_design_i/btn/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_0/ccc_design_axi_gpio_0_0.xdc] for cell 'ccc_design_i/btn/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_0/ccc_design_axi_gpio_0_0.xdc] for cell 'ccc_design_i/btn/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_rst_processing_system7_0_100M_0/ccc_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'ccc_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_rst_processing_system7_0_100M_0/ccc_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'ccc_design_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_rst_processing_system7_0_100M_0/ccc_design_rst_processing_system7_0_100M_0.xdc] for cell 'ccc_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_rst_processing_system7_0_100M_0/ccc_design_rst_processing_system7_0_100M_0.xdc] for cell 'ccc_design_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_1_1/ccc_design_axi_gpio_1_1_board.xdc] for cell 'ccc_design_i/led/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_1_1/ccc_design_axi_gpio_1_1_board.xdc] for cell 'ccc_design_i/led/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_1_1/ccc_design_axi_gpio_1_1.xdc] for cell 'ccc_design_i/led/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_1_1/ccc_design_axi_gpio_1_1.xdc] for cell 'ccc_design_i/led/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_2_0/ccc_design_axi_gpio_2_0_board.xdc] for cell 'ccc_design_i/sw/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_2_0/ccc_design_axi_gpio_2_0_board.xdc] for cell 'ccc_design_i/sw/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_2_0/ccc_design_axi_gpio_2_0.xdc] for cell 'ccc_design_i/sw/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_2_0/ccc_design_axi_gpio_2_0.xdc] for cell 'ccc_design_i/sw/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_1/ccc_design_axi_gpio_0_1_board.xdc] for cell 'ccc_design_i/pmod/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_1/ccc_design_axi_gpio_0_1_board.xdc] for cell 'ccc_design_i/pmod/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_1/ccc_design_axi_gpio_0_1.xdc] for cell 'ccc_design_i/pmod/U0'
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.srcs/sources_1/bd/ccc_design/ip/ccc_design_axi_gpio_0_1/ccc_design_axi_gpio_0_1.xdc] for cell 'ccc_design_i/pmod/U0'
Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ZYBO-master/Resources/XDC/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/yarib/ZYBO_projects/Hardware/ZYBO-master/Resources/XDC/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.727 ; gain = 285.719 ; free physical = 177 ; free virtual = 4332
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1243.746 ; gain = 37.016 ; free physical = 172 ; free virtual = 4327
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d79f8736

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d1770e8a

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1652.238 ; gain = 1.000 ; free physical = 142 ; free virtual = 3978

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 78 cells.
Phase 2 Constant Propagation | Checksum: 142abc1af

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1652.238 ; gain = 1.000 ; free physical = 140 ; free virtual = 3978

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 184 unconnected nets.
INFO: [Opt 31-11] Eliminated 220 unconnected cells.
Phase 3 Sweep | Checksum: 79e004eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1652.238 ; gain = 1.000 ; free physical = 140 ; free virtual = 3978

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.238 ; gain = 0.000 ; free physical = 140 ; free virtual = 3978
Ending Logic Optimization Task | Checksum: 79e004eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1652.238 ; gain = 1.000 ; free physical = 140 ; free virtual = 3978

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 79e004eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1652.238 ; gain = 0.000 ; free physical = 139 ; free virtual = 3978
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1652.238 ; gain = 453.512 ; free physical = 139 ; free virtual = 3978
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1684.254 ; gain = 0.000 ; free physical = 141 ; free virtual = 3985
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1/ccc_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1684.254 ; gain = 0.000 ; free physical = 139 ; free virtual = 3980
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1684.254 ; gain = 0.000 ; free physical = 139 ; free virtual = 3980

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 2e06aeb9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1684.254 ; gain = 0.000 ; free physical = 139 ; free virtual = 3980
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 2e06aeb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.254 ; gain = 7.000 ; free physical = 132 ; free virtual = 3979

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 2e06aeb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.254 ; gain = 7.000 ; free physical = 132 ; free virtual = 3979

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f4a9e30f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.254 ; gain = 7.000 ; free physical = 132 ; free virtual = 3979
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 131ba2286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.254 ; gain = 7.000 ; free physical = 132 ; free virtual = 3979

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1ecfbc12c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.254 ; gain = 7.000 ; free physical = 130 ; free virtual = 3979
Phase 1.2.1 Place Init Design | Checksum: 192e91b20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.898 ; gain = 17.645 ; free physical = 122 ; free virtual = 3971
Phase 1.2 Build Placer Netlist Model | Checksum: 192e91b20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.898 ; gain = 17.645 ; free physical = 122 ; free virtual = 3971

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 192e91b20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.898 ; gain = 17.645 ; free physical = 122 ; free virtual = 3971
Phase 1.3 Constrain Clocks/Macros | Checksum: 192e91b20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.898 ; gain = 17.645 ; free physical = 122 ; free virtual = 3971
Phase 1 Placer Initialization | Checksum: 192e91b20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.898 ; gain = 17.645 ; free physical = 122 ; free virtual = 3971

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1639a0d72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3964

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1639a0d72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3964

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f12c0f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3964

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24abd3ddc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3965

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 24abd3ddc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3965

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17de2d8e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3965

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17de2d8e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 147 ; free virtual = 3965

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 11cce7224

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3962
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 11cce7224

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3962

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11cce7224

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3962

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11cce7224

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3962
Phase 3.7 Small Shape Detail Placement | Checksum: 11cce7224

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3962

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: a9708296

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963
Phase 3 Detail Placement | Checksum: a9708296

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 15c8f1052

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 15c8f1052

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 15c8f1052

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: f7095ecd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: f7095ecd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963
Phase 4.1.3.1 PCOPT Shape updates | Checksum: f7095ecd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.720. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963
Phase 4.1.3 Post Placement Optimization | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963
Phase 4.1 Post Commit Optimization | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 144 ; free virtual = 3963
Phase 4.4 Placer Reporting | Checksum: a0755b85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 142 ; free virtual = 3963

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 85c10f00

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 141 ; free virtual = 3963
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 85c10f00

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 140 ; free virtual = 3963
Ending Placer Task | Checksum: 4038c8b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 140 ; free virtual = 3963
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1725.910 ; gain = 41.656 ; free physical = 140 ; free virtual = 3963
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1725.910 ; gain = 0.000 ; free physical = 128 ; free virtual = 3963
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1725.910 ; gain = 0.000 ; free physical = 157 ; free virtual = 3949
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1725.910 ; gain = 0.000 ; free physical = 157 ; free virtual = 3949
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1725.910 ; gain = 0.000 ; free physical = 157 ; free virtual = 3949
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1774879e ConstDB: 0 ShapeSum: 28c44116 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 177bf4c13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1725.910 ; gain = 0.000 ; free physical = 125 ; free virtual = 3893

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 177bf4c13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.902 ; gain = 1.992 ; free physical = 124 ; free virtual = 3893

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 177bf4c13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.902 ; gain = 15.992 ; free physical = 117 ; free virtual = 3880
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13141a426

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.767  | TNS=0.000  | WHS=-0.169 | THS=-29.336|

Phase 2 Router Initialization | Checksum: abe9efea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 29580d4e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11f611192

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.566  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1978c2dd6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: efb0db40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.566  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e6bfa3ce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
Phase 4 Rip-up And Reroute | Checksum: e6bfa3ce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16977cac0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.681  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16977cac0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16977cac0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
Phase 5 Delay and Skew Optimization | Checksum: 16977cac0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 17237e646

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.681  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 91519083

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.777449 %
  Global Horizontal Routing Utilization  = 1.29136 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f045038

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f045038

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16c9557f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.681  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16c9557f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3856
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 126 ; free virtual = 3857

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.902 ; gain = 27.992 ; free physical = 125 ; free virtual = 3856
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1753.902 ; gain = 0.000 ; free physical = 141 ; free virtual = 3861
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yarib/ZYBO_projects/Hardware/ccc-hw/ccc-hw.runs/impl_1/ccc_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Aug 25 19:46:17 2017...
