#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 23 17:46:59 2020
# Process ID: 1744
# Current directory: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_AWG_0_1_synth_1
# Command line: vivado.exe -log zynq_AXI_AWG_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_AXI_AWG_0_1.tcl
# Log file: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_AWG_0_1_synth_1/zynq_AXI_AWG_0_1.vds
# Journal file: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_AWG_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/APP/vivado_18_3/Vivado/2018.3/scripts/Vivado_init.tcl'
source zynq_AXI_AWG_0_1.tcl -notrace
Command: synth_design -top zynq_AXI_AWG_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6208 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 401.699 ; gain = 103.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_AXI_AWG_0_1' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/bd/zynq/ip/zynq_AXI_AWG_0_1/synth/zynq_AXI_AWG_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI_AWG' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AXI_AWG.v:3]
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AXI_AWG.v:255]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AXI_AWG.v:289]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AXI_AWG.v:303]
INFO: [Synth 8-6157] synthesizing module 'AWG' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AWG.v:1]
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DDS_Gen' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/DDS_Gen.v:1]
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
	Parameter DC_SUB bound to: 12'b100000000000 
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/DDS_Gen.v:46]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/DDS_Gen.v:57]
INFO: [Synth 8-226] default block is never used [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/DDS_Gen.v:319]
INFO: [Synth 8-6155] done synthesizing module 'DDS_Gen' (1#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/DDS_Gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pulse_Gen' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/Pulse_Gen.v:2]
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter PHASE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pulse_Gen' (2#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/SIG_Gen/Pulse_Gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX4_1' [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/MUX/MUX4_1.v:1]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter DC_Value bound to: 4095 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX4_1' (3#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Baise_Apply/MUX/MUX4_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AWG' (4#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AWG.v:1]
WARNING: [Synth 8-3848] Net AWG_OUT in module/entity AXI_AWG does not have driver. [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AXI_AWG.v:12]
INFO: [Synth 8-6155] done synthesizing module 'AXI_AWG' (5#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/src/.LIB/Advance_Apply/AWG/AXI_AWG.v:3]
INFO: [Synth 8-6155] done synthesizing module 'zynq_AXI_AWG_0_1' (6#1) [d:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/user/Hardware/bd/zynq/ip/zynq_AXI_AWG_0_1/synth/zynq_AXI_AWG_0_1.v:58]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[11]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[10]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[9]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[8]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[7]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[6]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[5]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[4]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[3]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[2]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[1]
WARNING: [Synth 8-3331] design AWG has unconnected port Amp_word[0]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[11]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[10]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[9]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[8]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[7]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[6]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[5]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[4]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[3]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[2]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[1]
WARNING: [Synth 8-3331] design AWG has unconnected port DC_Value[0]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[11]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[10]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[9]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[8]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[7]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[6]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[5]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[4]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[3]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[2]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[1]
WARNING: [Synth 8-3331] design AWG has unconnected port AWG_OUT[0]
WARNING: [Synth 8-3331] design AXI_AWG has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_AWG has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_AWG has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_AWG has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_AWG has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_AWG has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 458.129 ; gain = 160.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 458.129 ; gain = 160.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 458.129 ; gain = 160.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 458.129 ; gain = 160.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDS_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module Pulse_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module AXI_AWG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[11]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[10]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[9]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[8]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[7]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[6]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[5]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[4]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[3]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[2]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[1]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port AWG_OUT[0]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port clk_in
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design zynq_AXI_AWG_0_1 has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|DDS_Gen     | wave_sin_buf | 256x14        | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   231|
|2     |  inst   |AXI_AWG |   231|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 620.621 ; gain = 322.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 731.793 ; gain = 446.941
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_AWG_0_1_synth_1/zynq_AXI_AWG_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.117 ; gain = 502.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_AXI_AWG_0_1_synth_1/zynq_AXI_AWG_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_AXI_AWG_0_1_utilization_synth.rpt -pb zynq_AXI_AWG_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 17:47:51 2020...
