WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502934 heartbeat IPC: 3.99532 cumulative IPC: 3.99532 (Simulation time: 0 hr 4 min 5 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2502935 cumulative IPC: 3.99531 (Simulation time: 0 hr 4 min 5 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2502935 (Simulation time: 0 hr 4 min 5 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 19463281 heartbeat IPC: 0.589611 cumulative IPC: 0.589611 (Simulation time: 0 hr 15 min 35 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 35769677 heartbeat IPC: 0.613257 cumulative IPC: 0.601202 (Simulation time: 0 hr 24 min 46 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 52072224 heartbeat IPC: 0.613402 cumulative IPC: 0.605214 (Simulation time: 0 hr 29 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 68417038 heartbeat IPC: 0.611815 cumulative IPC: 0.606851 (Simulation time: 0 hr 31 min 52 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 83658976 heartbeat IPC: 0.656085 cumulative IPC: 0.616098 (Simulation time: 0 hr 34 min 27 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 81156042 cumulative IPC: 0.616098 (Simulation time: 0 hr 34 min 27 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 81156042 (Simulation time: 0 hr 34 min 27 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.616098 instructions: 50000000 cycles: 81156042
CPU 0 Branch Prediction Accuracy: 95.7307% MPKI: 8.98757 Average ROB Occupancy at Mispredict: 99.3762
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.836841
BRANCH_INDIRECT: 0.354841
BRANCH_CONDITIONAL: 6.49211
BRANCH_DIRECT_CALL: 0.00142001
BRANCH_INDIRECT_CALL: 0.857141
BRANCH_RETURN: 0.445221

LLC TOTAL       ACCESS:    1233515  HIT:     473955  MISS:     759560
LLC LOAD         ACCESS:     628646  HIT:     136871  MISS:     491775
LLC RFO          ACCESS:      88776  HIT:      30732  MISS:      58044
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     283923  HIT:     283197  MISS:        726
LLC TRANSLATION  ACCESS:     232170  HIT:      23155  MISS:     209015
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 237.313 cycles
cpu0_DTLB TOTAL       ACCESS:   17198698  HIT:   15268836  MISS:    1929862
cpu0_DTLB LOAD         ACCESS:   17198698  HIT:   15268836  MISS:    1929862
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 42.2551 cycles
cpu0_ITLB TOTAL       ACCESS:    4015153  HIT:    3889949  MISS:     125204
cpu0_ITLB LOAD         ACCESS:    4015153  HIT:    3889949  MISS:     125204
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.85523 cycles
cpu0_L1D TOTAL       ACCESS:   20273123  HIT:   18013810  MISS:    2259313
cpu0_L1D LOAD         ACCESS:   10677721  HIT:    9139460  MISS:    1538261
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9223742  HIT:    8812875  MISS:     410867
cpu0_L1D TRANSLATION  ACCESS:     371660  HIT:      61475  MISS:     310185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 94.3512 cycles
cpu0_L1I TOTAL       ACCESS:    4411498  HIT:    4373665  MISS:      37833
cpu0_L1I LOAD         ACCESS:    4411498  HIT:    4373665  MISS:      37833
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 18.8549 cycles
cpu0_L2C TOTAL       ACCESS:    1673019  HIT:     722630  MISS:     950389
cpu0_L2C LOAD         ACCESS:     882251  HIT:     253606  MISS:     628645
cpu0_L2C RFO          ACCESS:     113535  HIT:      24759  MISS:      88776
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     392895  HIT:     392097  MISS:        798
cpu0_L2C TRANSLATION  ACCESS:     284338  HIT:      52168  MISS:     232170
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 210.45 cycles
cpu0_STLB TOTAL       ACCESS:    1081626  HIT:     836738  MISS:     244888
cpu0_STLB LOAD         ACCESS:    1081626  HIT:     836738  MISS:     244888
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 298.929 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      59695
  ROW_BUFFER_MISS:     699015
 AVG DBUS CONGESTED CYCLE:    3.90673
 WQ ROW_BUFFER_HIT:      20801
  ROW_BUFFER_MISS:     177017  FULL:          0

