EN ddr2_ram_core_infrastructure_top NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl49 1474729141
AR ddr2_ram_core_infrastructure arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl44 1474729132
AR ddr2_ram_core_data_path_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl42 1474729130
EN clockdivider NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ClockDivider.vhd sub00/vhpl59 1474729151
AR ddr2_write_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Write_VHDL.vhd sub00/vhpl52 1474729136
AR ddr2_ram_core_ram8d_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl18 1474729106
EN ddr2_ram_core_dqs_delay NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl07 1474729095
EN ddr2_ram_core_data_write_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl33 1474729121
AR ddr2_read_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Read_VHDL.vhd sub00/vhpl54 1474729138
AR ddr2_ram_core_top_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_top_0.vhd sub00/vhpl48 1474729140
EN ddr2_ram_core_wr_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl13 1474729101
EN ddr2_ram_core_cal_ctl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl19 1474729107
EN ddr2_ram_core_infrastructure NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure.vhd sub00/vhpl43 1474729131
AR ddr2_ram_core_infrastructure_top arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_top.vhd sub00/vhpl50 1474729142
AR alu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ALU.vhd sub00/vhpl58 1474729150
AR ddr2_ram_core_s3_dq_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl06 1474729094
AR clk133m_dcm behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/clk133m_dcm.vhd sub00/vhpl64 1474729156
AR ddr2_ram_core_controller_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl26 1474729114
EN clock_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/Clock_VHDL.vhd sub00/vhpl61 1474729153
EN ddr2_ram_core_data_path_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl27 1474729115
AR ddr2_ram_core_rd_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl16 1474729104
EN blockram NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/BLOCKRAM.vhd sub00/vhpl79 1474729143
EN ddr2_ram_core_cal_top NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_top.vhd sub00/vhpl37 1474729125
EN ddr2_ram_core_s3_dq_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dq_iob.vhd sub00/vhpl05 1474729093
AR cpu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CPU.vhd sub00/vhpl70 1474729162
AR ddr2_ram_core_s3_dqs_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl04 1474729092
EN ddr2_ram_core_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_0.vhd sub00/vhpl39 1474729127
AR ddr2_ram_core_cal_top arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_top.vhd sub00/vhpl38 1474729126
EN ddr2_ram_core_s3_dm_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl01 1474729089
AR ddr2_ram_core_tap_dly arc_tap_dly C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl22 1474729110
EN cpu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/CPU.vhd sub00/vhpl69 1474729161
AR ddr2_ram_core_s3_dm_iob arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dm_iob.vhd sub00/vhpl02 1474729090
AR ddr2_ram_core_dqs_delay arc_dqs_delay C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_dqs_delay_0.vhd sub00/vhpl08 1474729096
AR ddr2_ram_core_fifo_0_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl10 1474729098
EN ddr2_ram_core_infrastructure_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl23 1474729111
EN ddr2_ram_core_tap_dly NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_tap_dly.vhd sub00/vhpl21 1474729109
AR vga_clk behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ipcore_dir/vga_clk.vhd sub00/vhpl68 1474729160
EN toplevel NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/toplevel.vhd sub00/vhpl75 1474729167
EN vga NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/vga.vhd sub00/vhpl65 1474729157
AR ddr2_ram_core_cal_ctl arc_cal_ctl C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_cal_ctl.vhd sub00/vhpl20 1474729108
AR ddr2_ram_core_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl46 1474729134
EN ddr2_ram_core_data_path_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_0.vhd sub00/vhpl41 1474729129
AR ddr2_ram_core arc_mem_interface_top C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core.vhd sub00/vhpl74 1474729166
AR ddr2_ram_core_data_write_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_write_0.vhd sub00/vhpl34 1474729122
EN ddr2_ram_core_data_read_controller_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl31 1474729119
EN ddr2_ram_core_rd_gray_cntr NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_rd_gray_cntr.vhd sub00/vhpl15 1474729103
EN ddr2_write_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Write_VHDL.vhd sub00/vhpl51 1474729135
EN mmu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/MMU.vhd sub00/vhpl77 1474729163
EN ddr2_control_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Control_VHDL.vhd sub00/vhpl71 1474729145
AR ddr2_ram_core_data_path_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_path_iobs_0.vhd sub00/vhpl28 1474729116
AR ddr2_ram_core_data_read_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl30 1474729118
EN ddr2_ram_core_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_iobs_0.vhd sub00/vhpl45 1474729133
EN ddr2_ram_core_top_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_top_0.vhd sub00/vhpl47 1474729139
EN vga_clk NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ipcore_dir/vga_clk.vhd sub00/vhpl67 1474729159
AR vga behaviour C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/vga.vhd sub00/vhpl66 1474729158
AR ddr2_ram_core_fifo_1_wr_en_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl12 1474729100
AR ddr2_ram_core_data_read_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_controller_0.vhd sub00/vhpl32 1474729120
AR ddr2_ram_core_infrastructure_iobs_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_infrastructure_iobs_0.vhd sub00/vhpl24 1474729112
AR ddr2_control_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Control_VHDL.vhd sub00/vhpl72 1474729146
EN ddr2_ram_core_clk_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl35 1474729123
AR mmu behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/MMU.vhd sub00/vhpl78 1474729164
EN ddr2_read_vhdl NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Read_VHDL.vhd sub00/vhpl53 1474729137
AR leitwerk leitwerk_1 C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/leitwerk_v3.vhd sub00/vhpl56 1474729148
AR blockram behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/BLOCKRAM.vhd sub00/vhpl80 1474729144
AR ddr2_ram_core_wr_gray_cntr arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_wr_gray_cntr.vhd sub00/vhpl14 1474729102
EN ddr2_ram_core_ram8d_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_ram8d_0.vhd sub00/vhpl17 1474729105
EN ddr2_ram_core_fifo_1_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_1_wr_en_0.vhd sub00/vhpl11 1474729099
AR ddr2_ram_core_controller_0 arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_0.vhd sub00/vhpl40 1474729128
EN ddr2_ram_core_fifo_0_wr_en_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_fifo_0_wr_en_0.vhd sub00/vhpl09 1474729097
AR clock_vhdl verhalten C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/Clock_VHDL.vhd sub00/vhpl62 1474729154
AR clockdivider behavioral C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ClockDivider.vhd sub00/vhpl60 1474729152
EN ddr2_ram_core NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core.vhd sub00/vhpl73 1474729165
EN clk133m_dcm NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/clk133m_dcm.vhd sub00/vhpl63 1474729155
EN leitwerk NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/leitwerk_v3.vhd sub00/vhpl55 1474729147
PH ddr2_ram_core_parameters_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_parameters_0.vhd sub00/vhpl00 1474729088
EN ddr2_ram_core_controller_iobs_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_controller_iobs_0.vhd sub00/vhpl25 1474729113
EN alu NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/ALU.vhd sub00/vhpl57 1474729149
EN ddr2_ram_core_s3_dqs_iob NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_s3_dqs_iob.vhd sub00/vhpl03 1474729091
AR toplevel behaviour C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/toplevel.vhd sub00/vhpl76 1474729168
EN ddr2_ram_core_data_read_0 NULL C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_data_read_0.vhd sub00/vhpl29 1474729117
AR ddr2_ram_core_clk_dcm arc C:/Users/jan/Documents/VHDL-Projects/V6/RISC-VHDL/DDR2_Ram_Core_clk_dcm.vhd sub00/vhpl36 1474729124
