read -sv run_verilog_mid/adder_32b_10_61_67e0456c0beb5d06c2beb6bb496001eb.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_61_67e0456c0beb5d06c2beb6bb496001eb_yosys.v
