
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036972                       # Number of seconds simulated
sim_ticks                                 36972406782                       # Number of ticks simulated
final_tick                               563938769967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120913                       # Simulator instruction rate (inst/s)
host_op_rate                                   156692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1391053                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912700                       # Number of bytes of host memory used
host_seconds                                 26578.72                       # Real time elapsed on the host
sim_insts                                  3213718232                       # Number of instructions simulated
sim_ops                                    4164677937                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2403328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1976576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1993984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6379008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1301760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1301760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15578                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 49836                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10170                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10170                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65003288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53460842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53931680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172534291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35208960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35208960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35208960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65003288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53460842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53931680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              207743251                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88662847                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31092067                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268848                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121383                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12967863                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12128418                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279504                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89763                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31200635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172461897                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31092067                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15407922                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37923540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11395847                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7227043                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279110                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85578327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47654787     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3337250      3.90%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685251      3.14%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550793      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1765131      2.06%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279833      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653900      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925015      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18726367     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85578327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350678                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.945143                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32638988                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7036781                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36470378                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247419                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9184759                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311628                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42712                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206168570                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        83408                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9184759                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35028633                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1500670                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2003674                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34271911                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3588678                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198905650                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32517                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1490647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2364                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278513051                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928553263                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928553263                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107817502                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41038                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23206                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9828331                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18536185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148143                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3157036                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188092976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149407745                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294912                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64979072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198486208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6459                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85578327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30180661     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18264562     21.34%     56.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12010541     14.03%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849848     10.34%     80.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7600218      8.88%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3941259      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3375392      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633730      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722116      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85578327                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874585     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177208     14.43%     85.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176356     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124492492     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126297      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14833331      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7939091      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149407745                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685122                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228152                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008220                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385916879                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253112213                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145604261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150635897                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559635                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7302217                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2770                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425982                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9184759                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         639175                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82668                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188132503                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       407608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18536185                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451758                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461002                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147034856                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917836                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372887                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21650548                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20742384                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7732712                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658359                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145700594                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145604261                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94885448                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267904126                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642224                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354177                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65323990                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76393568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30165903     39.49%     39.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20955018     27.43%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8523830     11.16%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4794987      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3921377      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1594439      2.09%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1894774      2.48%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950471      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3592769      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76393568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3592769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260934224                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385457556                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3084520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886628                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886628                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127868                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127868                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661457019                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201258500                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190253230                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88662847                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31505054                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27550886                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994637                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15695664                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15142033                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2264279                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62664                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37139477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175318480                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31505054                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17406312                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36085855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9801516                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4472413                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18308009                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       791537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85493272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49407417     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1785060      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3270358      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3066290      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5053227      5.91%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5259875      6.15%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1248200      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          934176      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15468669     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85493272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355335                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977361                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38313341                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4328171                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34921841                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       140103                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7789812                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3420615                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5724                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196144083                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7789812                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39922687                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1631105                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       476997                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33438062                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2234605                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190987776                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        763218                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       903393                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253552583                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    869319377                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    869319377                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164985733                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88566850                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22508                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10996                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5982622                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29418011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6384135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104995                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2148176                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180761693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152561500                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202737                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54218460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148946188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85493272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784485                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840287                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29690335     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15918244     18.62%     53.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13894043     16.25%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8506508      9.95%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8895494     10.40%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5239057      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2311984      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       614375      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       423232      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85493272                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599952     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        194670     21.48%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111615     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119644709     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1201217      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10980      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26281225     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5423369      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152561500                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720693                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             906237                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391725246                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    235002595                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147593130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153467737                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       373328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8407714                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1562179                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7789812                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         976766                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        65283                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180783667                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29418011                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6384135                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10996                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          260                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1063176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2238876                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149717037                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25262337                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2844463                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30553594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22628285                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5291257                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688611                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147757817                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147593130                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90680766                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221284461                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664656                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409793                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110854964                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125917565                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54866841                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1999928                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77703460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35818225     46.10%     46.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16437758     21.15%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9203283     11.84%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3111620      4.00%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2988004      3.85%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1244470      1.60%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3334034      4.29%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       968717      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4597349      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77703460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110854964                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125917565                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25832253                       # Number of memory references committed
system.switch_cpus1.commit.loads             21010297                       # Number of loads committed
system.switch_cpus1.commit.membars              10978                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19718880                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109916457                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1701359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4597349                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253890517                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369365151                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3169575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110854964                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125917565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110854964                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799809                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799809                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250298                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250298                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692616137                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193426719                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202203716                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21956                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88662847                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31613656                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25927489                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2058078                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13468607                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12342950                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3222025                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89226                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32693956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173770262                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31613656                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15564975                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37340550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11037763                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7395685                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15993286                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       823750                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86376374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49035824     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3723964      4.31%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3257555      3.77%     64.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3510882      4.06%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3082079      3.57%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1606887      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1047555      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2771846      3.21%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18339782     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86376374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356560                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959899                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34385159                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6972668                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35525565                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       553364                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8939617                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5182510                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6580                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206084492                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        51910                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8939617                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36093008                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3261617                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       964514                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34336026                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2781591                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199078070                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13902                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1729834                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       768090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          328                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    276481455                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928395372                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928395372                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171631753                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104849697                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34756                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18407                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7409880                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19621237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10235671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       245815                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3477739                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187681362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150799899                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288866                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62276982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190359442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2045                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86376374                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745847                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906011                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31021056     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18163029     21.03%     56.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12337312     14.28%     71.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7804100      9.03%     80.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7651429      8.86%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4534661      5.25%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3446928      3.99%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       753515      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       664344      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86376374                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1105363     70.16%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            42      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        206284     13.09%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       263900     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124059895     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2059563      1.37%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16345      0.01%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     16075993     10.66%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8588103      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150799899                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700824                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1575589                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010448                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389840627                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249994125                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146575341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152375488                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       267938                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7164759                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          461                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1067                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2338856                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          586                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8939617                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2469658                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       164651                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187716100                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       318824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19621237                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10235671                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18391                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        118420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6855                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1067                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1260908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1148528                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2409436                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148174348                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15105780                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2625551                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23453703                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21003401                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8347923                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671211                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146724532                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146575341                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95626968                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267051650                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653177                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358084                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102003513                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124875005                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62844670                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2084277                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77436757                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612606                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166770                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31208583     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20864222     26.94%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8545278     11.04%     78.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4375356      5.65%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3767022      4.86%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1854599      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2044697      2.64%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031106      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3745894      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77436757                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102003513                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124875005                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20353293                       # Number of memory references committed
system.switch_cpus2.commit.loads             12456478                       # Number of loads committed
system.switch_cpus2.commit.membars              16346                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17925799                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112353620                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2461819                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3745894                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261410538                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384387248                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42787                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2286473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102003513                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124875005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102003513                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869214                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869214                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150465                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150465                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       669046433                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201061470                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193278018                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32692                       # number of misc regfile writes
system.l20.replacements                         18791                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727319                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29031                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.053185                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.976484                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.354633                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3655.279489                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6329.389394                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024021                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.356961                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.618104                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53933                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53933                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19880                       # number of Writeback hits
system.l20.Writeback_hits::total                19880                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53933                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53933                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53933                       # number of overall hits
system.l20.overall_hits::total                  53933                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18776                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18790                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18776                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18790                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18776                       # number of overall misses
system.l20.overall_misses::total                18790                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2498316612                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2499746329                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2498316612                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2499746329                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2498316612                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2499746329                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72709                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72723                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19880                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19880                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72709                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72723                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72709                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72723                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258235                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258378                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258235                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258378                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258235                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258378                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 133059.044099                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 133035.994093                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 133059.044099                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 133035.994093                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 133059.044099                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 133035.994093                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3528                       # number of writebacks
system.l20.writebacks::total                     3528                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18776                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18790                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18776                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18790                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18776                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18790                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2321404747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2322703806                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2321404747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2322703806                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2321404747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2322703806                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258235                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258378                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258235                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258378                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258235                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258378                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123636.810130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 123613.826823                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 123636.810130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 123613.826823                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 123636.810130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 123613.826823                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15457                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          192721                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25697                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.499747                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.774075                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.699745                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5770.796024                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4225.730156                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023122                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000654                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.563554                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.412669                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39401                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39401                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10614                       # number of Writeback hits
system.l21.Writeback_hits::total                10614                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39401                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39401                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39401                       # number of overall hits
system.l21.overall_hits::total                  39401                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15442                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15457                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15442                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15457                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15442                       # number of overall misses
system.l21.overall_misses::total                15457                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1892894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1862500728                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1864393622                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1892894                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1862500728                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1864393622                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1892894                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1862500728                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1864393622                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54843                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54858                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10614                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10614                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54843                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54858                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54843                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54858                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281567                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281764                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281567                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281764                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281567                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281764                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120612.662090                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120618.077376                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120612.662090                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120618.077376                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120612.662090                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120618.077376                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2433                       # number of writebacks
system.l21.writebacks::total                     2433                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15442                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15457                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15442                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15457                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15442                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15457                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1716901444                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1718654169                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1716901444                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1718654169                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1716901444                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1718654169                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281567                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281764                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281567                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281764                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281567                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281764                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111183.877995                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111189.374976                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111183.877995                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111189.374976                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111183.877995                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111189.374976                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15589                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          713957                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27877                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.610970                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.687303                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.687986                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6144.104154                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6105.520557                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002660                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000463                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.500008                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.496869                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        82350                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  82350                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18843                       # number of Writeback hits
system.l22.Writeback_hits::total                18843                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        82350                       # number of demand (read+write) hits
system.l22.demand_hits::total                   82350                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        82350                       # number of overall hits
system.l22.overall_hits::total                  82350                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15578                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15589                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15578                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15589                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15578                       # number of overall misses
system.l22.overall_misses::total                15589                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1043351                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2002226981                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2003270332                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1043351                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2002226981                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2003270332                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1043351                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2002226981                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2003270332                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        97928                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              97939                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18843                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18843                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        97928                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               97939                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        97928                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              97939                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159076                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159171                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159076                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159171                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159076                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159171                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128529.142444                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128505.377638                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128529.142444                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128505.377638                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128529.142444                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128505.377638                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4209                       # number of writebacks
system.l22.writebacks::total                     4209                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15578                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15589                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15578                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15589                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15578                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15589                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst       940070                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1855631561                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1856571631                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst       940070                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1855631561                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1856571631                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst       940070                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1855631561                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1856571631                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159076                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159171                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159076                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159171                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159076                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159171                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119118.729041                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119094.979216                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119118.729041                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119094.979216                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119118.729041                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119094.979216                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995430                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286710                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.402414                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995430                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279093                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279093                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279093                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279093                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279093                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279093                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279110                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279110                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279110                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279110                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72709                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562533                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72965                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.645830                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515744                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484256                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570201                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570201                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22609                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22609                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562906                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562906                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562906                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562906                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158279                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158279                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158279                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158279                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158279                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158279                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8939179941                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8939179941                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8939179941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8939179941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8939179941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8939179941                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10728480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10728480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17721185                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17721185                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17721185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17721185                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014753                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008932                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008932                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008932                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008932                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56477.359226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56477.359226                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56477.359226                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56477.359226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56477.359226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56477.359226                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19880                       # number of writebacks
system.cpu0.dcache.writebacks::total            19880                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85570                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85570                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85570                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85570                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85570                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85570                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72709                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72709                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72709                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72709                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72709                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72709                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2929639664                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2929639664                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2929639664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2929639664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2929639664                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2929639664                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40292.668913                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40292.668913                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40292.668913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40292.668913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40292.668913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40292.668913                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.969017                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924292656                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705337.003690                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.969017                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023989                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868540                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18307993                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18307993                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18307993                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18307993                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18307993                       # number of overall hits
system.cpu1.icache.overall_hits::total       18307993                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2182628                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2182628                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18308009                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18308009                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18308009                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18308009                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18308009                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18308009                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54843                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231678586                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55099                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4204.769342                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.650529                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.349471                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.838479                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.161521                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22939662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22939662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4799977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4799977                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10996                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10996                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10978                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10978                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27739639                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27739639                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27739639                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27739639                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174347                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174347                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174347                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174347                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174347                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174347                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13027626225                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13027626225                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13027626225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13027626225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13027626225                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13027626225                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23114009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23114009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4799977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4799977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10978                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10978                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27913986                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27913986                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27913986                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27913986                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74722.399726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74722.399726                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74722.399726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74722.399726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74722.399726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74722.399726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10614                       # number of writebacks
system.cpu1.dcache.writebacks::total            10614                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119504                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119504                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119504                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54843                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54843                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54843                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54843                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2149581366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2149581366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2149581366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2149581366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2149581366                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2149581366                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39195.181992                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39195.181992                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39195.181992                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39195.181992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39195.181992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39195.181992                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998159                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010908137                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834679.014519                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998159                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017625                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15993273                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15993273                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15993273                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15993273                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15993273                       # number of overall hits
system.cpu2.icache.overall_hits::total       15993273                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1164519                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1164519                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1164519                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1164519                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1164519                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1164519                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15993286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15993286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15993286                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15993286                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15993286                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15993286                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89578.384615                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89578.384615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89578.384615                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1054351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1054351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1054351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95850.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 97928                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191479824                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 98184                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1950.214129                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.509101                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.490899                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916051                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083949                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11878235                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11878235                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7863928                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7863928                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17490                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17490                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16346                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19742163                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19742163                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19742163                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19742163                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       364205                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       364205                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       364295                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        364295                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       364295                       # number of overall misses
system.cpu2.dcache.overall_misses::total       364295                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14183279094                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14183279094                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10603731                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10603731                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14193882825                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14193882825                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14193882825                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14193882825                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12242440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12242440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7864018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7864018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20106458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20106458                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20106458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20106458                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029749                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029749                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018118                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018118                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018118                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018118                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38943.120204                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38943.120204                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 117819.233333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 117819.233333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38962.606747                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38962.606747                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38962.606747                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38962.606747                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18843                       # number of writebacks
system.cpu2.dcache.writebacks::total            18843                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       266277                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       266277                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       266367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       266367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       266367                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       266367                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        97928                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        97928                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        97928                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        97928                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        97928                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        97928                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2706778277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2706778277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2706778277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2706778277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2706778277                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2706778277                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004870                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004870                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004870                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004870                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27640.493802                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27640.493802                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27640.493802                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27640.493802                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27640.493802                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27640.493802                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
