{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 12:27:21 2021 " "Info: Processing started: Fri Dec 24 12:27:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ir -c ir " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ir -c ir" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.v" "" { Text "E:/ir/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ir " "Info: Elaborating entity \"ir\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 12:27:22 2021 " "Info: Processing ended: Fri Dec 24 12:27:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 12:27:22 2021 " "Info: Processing started: Fri Dec 24 12:27:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ir -c ir " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ir -c ir" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ir EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ir\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info: Pin ir\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[0] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info: Pin ir\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[1] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info: Pin ir\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[2] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info: Pin ir\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[3] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info: Pin ir\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[4] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info: Pin ir\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[5] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info: Pin ir\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[6] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info: Pin ir\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir[7] } } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[0] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ld " "Info: Pin ir_ld not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ir_ld } } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[1] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[2] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[3] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[4] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[5] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[6] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { d[7] } } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[0\] 0 " "Info: Pin \"ir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[1\] 0 " "Info: Pin \"ir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[2\] 0 " "Info: Pin \"ir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[3\] 0 " "Info: Pin \"ir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[4\] 0 " "Info: Pin \"ir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[5\] 0 " "Info: Pin \"ir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[6\] 0 " "Info: Pin \"ir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[7\] 0 " "Info: Pin \"ir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ir/ir.fit.smsg " "Info: Generated suppressed messages file E:/ir/ir.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 12:27:23 2021 " "Info: Processing ended: Fri Dec 24 12:27:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 12:27:24 2021 " "Info: Processing started: Fri Dec 24 12:27:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ir -c ir " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ir -c ir" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 12:27:25 2021 " "Info: Processing ended: Fri Dec 24 12:27:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 12:27:26 2021 " "Info: Processing started: Fri Dec 24 12:27:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ir -c ir --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ir -c ir --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ir\[0\]~reg0 ir_ld clk 5.176 ns register " "Info: tsu for register \"ir\[0\]~reg0\" (data pin = \"ir_ld\", clock pin = \"clk\") is 5.176 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.963 ns + Longest pin register " "Info: + Longest pin to register delay is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns ir_ld 1 PIN PIN_74 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 8; PIN Node = 'ir_ld'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.143 ns) + CELL(0.855 ns) 7.963 ns ir\[0\]~reg0 2 REG LCFF_X20_Y4_N9 1 " "Info: 2: + IC(6.143 ns) + CELL(0.855 ns) = 7.963 ns; Loc. = LCFF_X20_Y4_N9; Fanout = 1; REG Node = 'ir\[0\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { ir_ld ir[0]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 22.86 % ) " "Info: Total cell delay = 1.820 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.143 ns ( 77.14 % ) " "Info: Total interconnect delay = 6.143 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { ir_ld ir[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { ir_ld {} ir_ld~combout {} ir[0]~reg0 {} } { 0.000ns 0.000ns 6.143ns } { 0.000ns 0.965ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.747 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns ir\[0\]~reg0 3 REG LCFF_X20_Y4_N9 1 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N9; Fanout = 1; REG Node = 'ir\[0\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk~clkctrl ir[0]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ir[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ir[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { ir_ld ir[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { ir_ld {} ir_ld~combout {} ir[0]~reg0 {} } { 0.000ns 0.000ns 6.143ns } { 0.000ns 0.965ns 0.855ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ir[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ir[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ir\[5\] ir\[5\]~reg0 9.285 ns register " "Info: tco from clock \"clk\" to destination pin \"ir\[5\]\" through register \"ir\[5\]~reg0\" is 9.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.747 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns ir\[5\]~reg0 3 REG LCFF_X20_Y4_N11 1 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'ir\[5\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk~clkctrl ir[5]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ir[5]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ir[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.234 ns + Longest register pin " "Info: + Longest register to pin delay is 6.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir\[5\]~reg0 1 REG LCFF_X20_Y4_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'ir\[5\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(3.056 ns) 6.234 ns ir\[5\] 2 PIN PIN_9 0 " "Info: 2: + IC(3.178 ns) + CELL(3.056 ns) = 6.234 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'ir\[5\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { ir[5]~reg0 ir[5] } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 49.02 % ) " "Info: Total cell delay = 3.056 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.178 ns ( 50.98 % ) " "Info: Total interconnect delay = 3.178 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { ir[5]~reg0 ir[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { ir[5]~reg0 {} ir[5] {} } { 0.000ns 3.178ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ir[5]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ir[5]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { ir[5]~reg0 ir[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { ir[5]~reg0 {} ir[5] {} } { 0.000ns 3.178ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir\[6\]~reg0 d\[6\] clk 0.147 ns register " "Info: th for register \"ir\[6\]~reg0\" (data pin = \"d\[6\]\", clock pin = \"clk\") is 0.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.747 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns ir\[6\]~reg0 3 REG LCFF_X20_Y4_N13 1 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 1; REG Node = 'ir\[6\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk~clkctrl ir[6]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ir[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ir[6]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.906 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns d\[6\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.206 ns) 2.798 ns ir\[6\]~reg0feeder 2 COMB LCCOMB_X20_Y4_N12 1 " "Info: 2: + IC(1.482 ns) + CELL(0.206 ns) = 2.798 ns; Loc. = LCCOMB_X20_Y4_N12; Fanout = 1; COMB Node = 'ir\[6\]~reg0feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { d[6] ir[6]~reg0feeder } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.906 ns ir\[6\]~reg0 3 REG LCFF_X20_Y4_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.906 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 1; REG Node = 'ir\[6\]~reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ir[6]~reg0feeder ir[6]~reg0 } "NODE_NAME" } } { "ir.v" "" { Text "E:/ir/ir.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 49.00 % ) " "Info: Total cell delay = 1.424 ns ( 49.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 51.00 % ) " "Info: Total interconnect delay = 1.482 ns ( 51.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { d[6] ir[6]~reg0feeder ir[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { d[6] {} d[6]~combout {} ir[6]~reg0feeder {} ir[6]~reg0 {} } { 0.000ns 0.000ns 1.482ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ir[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ir[6]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { d[6] ir[6]~reg0feeder ir[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { d[6] {} d[6]~combout {} ir[6]~reg0feeder {} ir[6]~reg0 {} } { 0.000ns 0.000ns 1.482ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 12:27:26 2021 " "Info: Processing ended: Fri Dec 24 12:27:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
