{"vcs1":{"timestamp_begin":1732433779.256093760, "rt":2.40, "ut":1.17, "st":0.29}}
{"vcselab":{"timestamp_begin":1732433781.729212329, "rt":1.05, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1732433782.852096635, "rt":0.35, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732433778.637280878}
{"VCS_COMP_START_TIME": 1732433778.637280878}
{"VCS_COMP_END_TIME": 1732433784.998658713}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343720}}
{"stitch_vcselab": {"peak_mem": 231544}}
