Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 31 13:41:23 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file ./report/fixed_to_float_top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.818        0.000                      0                  315        0.157        0.000                      0                  315       24.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             36.818        0.000                      0                  315        0.157        0.000                      0                  315       24.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 2.390ns (18.205%)  route 10.739ns (81.795%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          1.683    13.978    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.102 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[69]_i_1/O
                         net (fo=1, routed)           0.000    14.102    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[5]
    SLICE_X35Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X35Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.031    50.920    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]
  -------------------------------------------------------------------
                         required time                         50.920    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 36.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/value_reg_582_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.117%)  route 0.113ns (37.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X47Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/value_reg_582_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/value_reg_582_reg[22]/Q
                         net (fo=6, routed)           0.113     0.665    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154/flow_control_loop_pipe_sequential_init_U/select_ln678_loc_fu_96_reg[31][22]
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.710 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154/flow_control_loop_pipe_sequential_init_U/select_ln678_loc_fu_96[22]_i_1/O
                         net (fo=1, routed)           0.000     0.710    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154_select_ln678_out[22]
    SLICE_X46Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X46Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         50.000      49.000     SLICE_X41Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X41Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X41Y51  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



