[
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222363",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222363",
        "articleTitle": "Optimal spare utilization in repairable and reliable memory cores",
        "volume": null,
        "issue": null,
        "startPage": "64",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37275573500,
                "preferredName": "M. Choi",
                "firstName": "M.",
                "lastName": "Choi"
            },
            {
                "id": 37985543900,
                "preferredName": "N. Park",
                "firstName": "N.",
                "lastName": "Park"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            },
            {
                "id": 37280930000,
                "preferredName": "Y.B. Kim",
                "firstName": "Y.B.",
                "lastName": "Kim"
            },
            {
                "id": 37274535900,
                "preferredName": "V. Piuri",
                "firstName": "V.",
                "lastName": "Piuri"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222366",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222366",
        "articleTitle": "An electrical simulation model for the chalcogenide phase-change memory cell",
        "volume": null,
        "issue": null,
        "startPage": "86",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087639528,
                "preferredName": "D. Salamon",
                "firstName": "D.",
                "lastName": "Salamon"
            },
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222360",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222360",
        "articleTitle": "Reducing test time of embedded SRAMs",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087521659,
                "preferredName": "Baosheng Wang",
                "firstName": null,
                "lastName": "Baosheng Wang"
            },
            {
                "id": 37087637505,
                "preferredName": "Josh Yang",
                "firstName": null,
                "lastName": "Josh Yang"
            },
            {
                "id": 37279450700,
                "preferredName": "A. Ivanov",
                "firstName": "A.",
                "lastName": "Ivanov"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222364",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222364",
        "articleTitle": "Applying defect-based test to embedded memories in a COT model",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "77",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37280157800,
                "preferredName": "R. Aitken",
                "firstName": "R.",
                "lastName": "Aitken"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222354",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222354",
        "articleTitle": "Application specific DRAMs Today",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37355134700,
                "preferredName": "B. Prince",
                "firstName": "B.",
                "lastName": "Prince"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222362",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222362",
        "articleTitle": "ITRS commodity memory roadmap",
        "volume": null,
        "issue": null,
        "startPage": "61",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37326782800,
                "preferredName": "R. Barth",
                "firstName": "R.",
                "lastName": "Barth"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222365",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222365",
        "articleTitle": "A 40 ns random access time low voltage 2Mbits EEPROM memory for embedded applications",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "85",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37348429900,
                "preferredName": "J.-M. Daga",
                "firstName": "J.-M.",
                "lastName": "Daga"
            },
            {
                "id": 37328809000,
                "preferredName": "C. Papaix",
                "firstName": "C.",
                "lastName": "Papaix"
            },
            {
                "id": 37563075100,
                "preferredName": "E. Racape",
                "firstName": "E.",
                "lastName": "Racape"
            },
            {
                "id": 38227547800,
                "preferredName": "M. Combe",
                "firstName": "M.",
                "lastName": "Combe"
            },
            {
                "id": 37087639890,
                "preferredName": "V. Sialelli",
                "firstName": "V.",
                "lastName": "Sialelli"
            },
            {
                "id": 38015004600,
                "preferredName": "J. Guichaoua",
                "firstName": "J.",
                "lastName": "Guichaoua"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222355",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222355",
        "articleTitle": "A multilevel DRAM with hierarchical bitlines and serial sensing",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            },
            {
                "id": 37567320500,
                "preferredName": "J.H. Tapia",
                "firstName": "J.H.",
                "lastName": "Tapia"
            },
            {
                "id": 37300018200,
                "preferredName": "D.G. Elliott",
                "firstName": "D.G.",
                "lastName": "Elliott"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222361",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222361",
        "articleTitle": "A testability-driven optimizer and wrapper generator for embedded memories",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087144712,
                "preferredName": "Rei-Fu Huang",
                "firstName": null,
                "lastName": "Rei-Fu Huang"
            },
            {
                "id": 37087265544,
                "preferredName": "Li-Ming Denq",
                "firstName": null,
                "lastName": "Li-Ming Denq"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            },
            {
                "id": 37087164407,
                "preferredName": "Jin-Fu Li",
                "firstName": null,
                "lastName": "Jin-Fu Li"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222358",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222358",
        "articleTitle": "A fault primitive based analysis of linked faults in RAMs",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 38278163800,
                "preferredName": "Z. Al-Ars",
                "firstName": "Z.",
                "lastName": "Al-Ars"
            },
            {
                "id": 37273368500,
                "preferredName": "S. Hamdioui",
                "firstName": "S.",
                "lastName": "Hamdioui"
            },
            {
                "id": 37273366000,
                "preferredName": "Ad.J. van de Goor",
                "firstName": "Ad.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222353",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222353",
        "articleTitle": "Records of the 2003 IEEE International Workshop on Memory Technology, Design and Testing",
        "volume": null,
        "issue": null,
        "startPage": null,
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": []
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222357",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222357",
        "articleTitle": "Systematic memory test generation for DRAM defects causing two floating nodes",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 38278163800,
                "preferredName": "Z. Al-Ars",
                "firstName": "Z.",
                "lastName": "Al-Ars"
            },
            {
                "id": 37273366000,
                "preferredName": "Ad.J. van de Goor",
                "firstName": "Ad.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222359",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222359",
        "articleTitle": "Output timing measurement using an Idd method",
        "volume": null,
        "issue": null,
        "startPage": "43",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37622763100,
                "preferredName": "J. Vollrath",
                "firstName": "J.",
                "lastName": "Vollrath"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222356",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222356",
        "articleTitle": "Cost optimum embedded DRAM design by yield analysis",
        "volume": null,
        "issue": null,
        "startPage": "20",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087754457,
                "preferredName": "Y. Zenda",
                "firstName": "Y.",
                "lastName": "Zenda"
            },
            {
                "id": 37268735100,
                "preferredName": "K. Nakamae",
                "firstName": "K.",
                "lastName": "Nakamae"
            },
            {
                "id": 37275810900,
                "preferredName": "H. Fujioka",
                "firstName": "H.",
                "lastName": "Fujioka"
            }
        ]
    },
    {
        "publicationNumber": "8664",
        "doi": "10.1109/MTDT.2003.1222367",
        "publicationYear": "2003",
        "publicationDate": "29-29 July 2003",
        "articleNumber": "1222367",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Records of the 2003 International Workshop on Memory Technology, Design and Testing",
        "authors": []
    }
]