
InjecaoEletronica_Projeto_GB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bfc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08006d8c  08006d8c  00016d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007148  08007148  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08007148  08007148  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007148  08007148  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007148  08007148  00017148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800714c  0800714c  0001714c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001554  20000074  080071c4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c8  080071c4  000215c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fad  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c27  00000000  00000000  00036051  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dc8  00000000  00000000  00038c78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ca0  00000000  00000000  00039a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e483  00000000  00000000  0003a6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c956  00000000  00000000  00058b63  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a6078  00000000  00000000  000654b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010b531  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bd0  00000000  00000000  0010b5ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d74 	.word	0x08006d74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006d74 	.word	0x08006d74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a60:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <HAL_Init+0x28>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a07      	ldr	r2, [pc, #28]	; (8000a84 <HAL_Init+0x28>)
 8000a66:	f043 0310 	orr.w	r3, r3, #16
 8000a6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a6c:	2003      	movs	r0, #3
 8000a6e:	f000 f90d 	bl	8000c8c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a72:	200f      	movs	r0, #15
 8000a74:	f000 f808 	bl	8000a88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a78:	f005 facc 	bl	8006014 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a7c:	2300      	movs	r3, #0
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	40022000 	.word	0x40022000

08000a88 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a90:	4b12      	ldr	r3, [pc, #72]	; (8000adc <HAL_InitTick+0x54>)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <HAL_InitTick+0x58>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	4619      	mov	r1, r3
 8000a9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 f917 	bl	8000cda <HAL_SYSTICK_Config>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e00e      	b.n	8000ad4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2b0f      	cmp	r3, #15
 8000aba:	d80a      	bhi.n	8000ad2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000abc:	2200      	movs	r2, #0
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac4:	f000 f8ed 	bl	8000ca2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ac8:	4a06      	ldr	r2, [pc, #24]	; (8000ae4 <HAL_InitTick+0x5c>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e000      	b.n	8000ad4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	2000000c 	.word	0x2000000c
 8000ae0:	20000004 	.word	0x20000004
 8000ae4:	20000000 	.word	0x20000000

08000ae8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aec:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <HAL_IncTick+0x20>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	461a      	mov	r2, r3
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_IncTick+0x24>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4413      	add	r3, r2
 8000af8:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <HAL_IncTick+0x24>)
 8000afa:	6013      	str	r3, [r2, #0]
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000004 	.word	0x20000004
 8000b0c:	200014b0 	.word	0x200014b0

08000b10 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <HAL_GetTick+0x14>)
 8000b16:	681b      	ldr	r3, [r3, #0]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	200014b0 	.word	0x200014b0

08000b28 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	f003 0307 	and.w	r3, r3, #7
 8000b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b38:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <NVIC_SetPriorityGrouping+0x44>)
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b3e:	68ba      	ldr	r2, [r7, #8]
 8000b40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b44:	4013      	ands	r3, r2
 8000b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b5a:	4a04      	ldr	r2, [pc, #16]	; (8000b6c <NVIC_SetPriorityGrouping+0x44>)
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	60d3      	str	r3, [r2, #12]
}
 8000b60:	bf00      	nop
 8000b62:	3714      	adds	r7, #20
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b74:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <NVIC_GetPriorityGrouping+0x18>)
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	0a1b      	lsrs	r3, r3, #8
 8000b7a:	f003 0307 	and.w	r3, r3, #7
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	6039      	str	r1, [r7, #0]
 8000b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	da0b      	bge.n	8000bb8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	490c      	ldr	r1, [pc, #48]	; (8000bd8 <NVIC_SetPriority+0x4c>)
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f003 030f 	and.w	r3, r3, #15
 8000bac:	3b04      	subs	r3, #4
 8000bae:	0112      	lsls	r2, r2, #4
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	440b      	add	r3, r1
 8000bb4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bb6:	e009      	b.n	8000bcc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4907      	ldr	r1, [pc, #28]	; (8000bdc <NVIC_SetPriority+0x50>)
 8000bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc2:	0112      	lsls	r2, r2, #4
 8000bc4:	b2d2      	uxtb	r2, r2
 8000bc6:	440b      	add	r3, r1
 8000bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000bcc:	bf00      	nop
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	e000ed00 	.word	0xe000ed00
 8000bdc:	e000e100 	.word	0xe000e100

08000be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b089      	sub	sp, #36	; 0x24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	f1c3 0307 	rsb	r3, r3, #7
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	bf28      	it	cs
 8000bfe:	2304      	movcs	r3, #4
 8000c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	3304      	adds	r3, #4
 8000c06:	2b06      	cmp	r3, #6
 8000c08:	d902      	bls.n	8000c10 <NVIC_EncodePriority+0x30>
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	3b03      	subs	r3, #3
 8000c0e:	e000      	b.n	8000c12 <NVIC_EncodePriority+0x32>
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c14:	f04f 32ff 	mov.w	r2, #4294967295
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1e:	43da      	mvns	r2, r3
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	401a      	ands	r2, r3
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c28:	f04f 31ff 	mov.w	r1, #4294967295
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c32:	43d9      	mvns	r1, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c38:	4313      	orrs	r3, r2
         );
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3724      	adds	r7, #36	; 0x24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c58:	d301      	bcc.n	8000c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e00f      	b.n	8000c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	; (8000c88 <SysTick_Config+0x40>)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c66:	210f      	movs	r1, #15
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295
 8000c6c:	f7ff ff8e 	bl	8000b8c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c70:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <SysTick_Config+0x40>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c76:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <SysTick_Config+0x40>)
 8000c78:	2207      	movs	r2, #7
 8000c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	e000e010 	.word	0xe000e010

08000c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff ff47 	bl	8000b28 <NVIC_SetPriorityGrouping>
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b086      	sub	sp, #24
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	4603      	mov	r3, r0
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	607a      	str	r2, [r7, #4]
 8000cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cb4:	f7ff ff5c 	bl	8000b70 <NVIC_GetPriorityGrouping>
 8000cb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	68b9      	ldr	r1, [r7, #8]
 8000cbe:	6978      	ldr	r0, [r7, #20]
 8000cc0:	f7ff ff8e 	bl	8000be0 <NVIC_EncodePriority>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cca:	4611      	mov	r1, r2
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff5d 	bl	8000b8c <NVIC_SetPriority>
}
 8000cd2:	bf00      	nop
 8000cd4:	3718      	adds	r7, #24
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f7ff ffb0 	bl	8000c48 <SysTick_Config>
 8000ce8:	4603      	mov	r3, r0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b087      	sub	sp, #28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d0a:	e14e      	b.n	8000faa <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	2101      	movs	r1, #1
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	fa01 f303 	lsl.w	r3, r1, r3
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f000 8140 	beq.w	8000fa4 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d003      	beq.n	8000d34 <HAL_GPIO_Init+0x40>
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	2b12      	cmp	r3, #18
 8000d32:	d123      	bne.n	8000d7c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	08da      	lsrs	r2, r3, #3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3208      	adds	r2, #8
 8000d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d40:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	f003 0307 	and.w	r3, r3, #7
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	220f      	movs	r2, #15
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	43db      	mvns	r3, r3
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	4013      	ands	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	691a      	ldr	r2, [r3, #16]
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	08da      	lsrs	r2, r3, #3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	3208      	adds	r2, #8
 8000d76:	6939      	ldr	r1, [r7, #16]
 8000d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	2203      	movs	r2, #3
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 0203 	and.w	r2, r3, #3
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	693a      	ldr	r2, [r7, #16]
 8000dae:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d00b      	beq.n	8000dd0 <HAL_GPIO_Init+0xdc>
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d007      	beq.n	8000dd0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dc4:	2b11      	cmp	r3, #17
 8000dc6:	d003      	beq.n	8000dd0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b12      	cmp	r3, #18
 8000dce:	d130      	bne.n	8000e32 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	2203      	movs	r2, #3
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	43db      	mvns	r3, r3
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	4013      	ands	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	68da      	ldr	r2, [r3, #12]
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e06:	2201      	movs	r2, #1
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4013      	ands	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	091b      	lsrs	r3, r3, #4
 8000e1c:	f003 0201 	and.w	r2, r3, #1
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43db      	mvns	r3, r3
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	4013      	ands	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 809a 	beq.w	8000fa4 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e70:	4b55      	ldr	r3, [pc, #340]	; (8000fc8 <HAL_GPIO_Init+0x2d4>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	4a54      	ldr	r2, [pc, #336]	; (8000fc8 <HAL_GPIO_Init+0x2d4>)
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	6193      	str	r3, [r2, #24]
 8000e7c:	4b52      	ldr	r3, [pc, #328]	; (8000fc8 <HAL_GPIO_Init+0x2d4>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000e88:	4a50      	ldr	r2, [pc, #320]	; (8000fcc <HAL_GPIO_Init+0x2d8>)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	089b      	lsrs	r3, r3, #2
 8000e8e:	3302      	adds	r3, #2
 8000e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	f003 0303 	and.w	r3, r3, #3
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	220f      	movs	r2, #15
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000eb2:	d013      	beq.n	8000edc <HAL_GPIO_Init+0x1e8>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a46      	ldr	r2, [pc, #280]	; (8000fd0 <HAL_GPIO_Init+0x2dc>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d00d      	beq.n	8000ed8 <HAL_GPIO_Init+0x1e4>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a45      	ldr	r2, [pc, #276]	; (8000fd4 <HAL_GPIO_Init+0x2e0>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d007      	beq.n	8000ed4 <HAL_GPIO_Init+0x1e0>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a44      	ldr	r2, [pc, #272]	; (8000fd8 <HAL_GPIO_Init+0x2e4>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d101      	bne.n	8000ed0 <HAL_GPIO_Init+0x1dc>
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e006      	b.n	8000ede <HAL_GPIO_Init+0x1ea>
 8000ed0:	2305      	movs	r3, #5
 8000ed2:	e004      	b.n	8000ede <HAL_GPIO_Init+0x1ea>
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	e002      	b.n	8000ede <HAL_GPIO_Init+0x1ea>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <HAL_GPIO_Init+0x1ea>
 8000edc:	2300      	movs	r3, #0
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	f002 0203 	and.w	r2, r2, #3
 8000ee4:	0092      	lsls	r2, r2, #2
 8000ee6:	4093      	lsls	r3, r2
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000eee:	4937      	ldr	r1, [pc, #220]	; (8000fcc <HAL_GPIO_Init+0x2d8>)
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	089b      	lsrs	r3, r3, #2
 8000ef4:	3302      	adds	r3, #2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000efc:	4b37      	ldr	r3, [pc, #220]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d003      	beq.n	8000f20 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f20:	4a2e      	ldr	r2, [pc, #184]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f26:	4b2d      	ldr	r3, [pc, #180]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4013      	ands	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f4a:	4a24      	ldr	r2, [pc, #144]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f50:	4b22      	ldr	r3, [pc, #136]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f74:	4a19      	ldr	r2, [pc, #100]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f7a:	4b18      	ldr	r3, [pc, #96]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f9e:	4a0f      	ldr	r2, [pc, #60]	; (8000fdc <HAL_GPIO_Init+0x2e8>)
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f47f aea9 	bne.w	8000d0c <HAL_GPIO_Init+0x18>
  }
}
 8000fba:	bf00      	nop
 8000fbc:	371c      	adds	r7, #28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	40010000 	.word	0x40010000
 8000fd0:	48000400 	.word	0x48000400
 8000fd4:	48000800 	.word	0x48000800
 8000fd8:	48000c00 	.word	0x48000c00
 8000fdc:	40010400 	.word	0x40010400

08000fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
 8000fec:	4613      	mov	r3, r2
 8000fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ff0:	787b      	ldrb	r3, [r7, #1]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ff6:	887a      	ldrh	r2, [r7, #2]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ffc:	e002      	b.n	8001004 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ffe:	887a      	ldrh	r2, [r7, #2]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001016:	af00      	add	r7, sp, #0
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d102      	bne.n	800102a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	f000 beda 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 816e 	beq.w	8001316 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800103a:	4bb5      	ldr	r3, [pc, #724]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 030c 	and.w	r3, r3, #12
 8001042:	2b04      	cmp	r3, #4
 8001044:	d00c      	beq.n	8001060 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001046:	4bb2      	ldr	r3, [pc, #712]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b08      	cmp	r3, #8
 8001050:	d15a      	bne.n	8001108 <HAL_RCC_OscConfig+0xf8>
 8001052:	4baf      	ldr	r3, [pc, #700]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800105a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800105e:	d153      	bne.n	8001108 <HAL_RCC_OscConfig+0xf8>
 8001060:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001064:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001068:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800106c:	fa93 f3a3 	rbit	r3, r3
 8001070:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001074:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001078:	fab3 f383 	clz	r3, r3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	095b      	lsrs	r3, r3, #5
 8001080:	b2db      	uxtb	r3, r3
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b01      	cmp	r3, #1
 800108a:	d102      	bne.n	8001092 <HAL_RCC_OscConfig+0x82>
 800108c:	4ba0      	ldr	r3, [pc, #640]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	e015      	b.n	80010be <HAL_RCC_OscConfig+0xae>
 8001092:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001096:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800109e:	fa93 f3a3 	rbit	r3, r3
 80010a2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80010a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010aa:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80010ae:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80010b2:	fa93 f3a3 	rbit	r3, r3
 80010b6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80010ba:	4b95      	ldr	r3, [pc, #596]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 80010bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010c2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80010c6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80010ca:	fa92 f2a2 	rbit	r2, r2
 80010ce:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80010d2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80010d6:	fab2 f282 	clz	r2, r2
 80010da:	b252      	sxtb	r2, r2
 80010dc:	f042 0220 	orr.w	r2, r2, #32
 80010e0:	b252      	sxtb	r2, r2
 80010e2:	b2d2      	uxtb	r2, r2
 80010e4:	f002 021f 	and.w	r2, r2, #31
 80010e8:	2101      	movs	r1, #1
 80010ea:	fa01 f202 	lsl.w	r2, r1, r2
 80010ee:	4013      	ands	r3, r2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 810f 	beq.w	8001314 <HAL_RCC_OscConfig+0x304>
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	f040 8109 	bne.w	8001314 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	f000 be6b 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001108:	1d3b      	adds	r3, r7, #4
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001112:	d106      	bne.n	8001122 <HAL_RCC_OscConfig+0x112>
 8001114:	4b7e      	ldr	r3, [pc, #504]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a7d      	ldr	r2, [pc, #500]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800111a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	e030      	b.n	8001184 <HAL_RCC_OscConfig+0x174>
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d10c      	bne.n	8001146 <HAL_RCC_OscConfig+0x136>
 800112c:	4b78      	ldr	r3, [pc, #480]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a77      	ldr	r2, [pc, #476]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b75      	ldr	r3, [pc, #468]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a74      	ldr	r2, [pc, #464]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800113e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001142:	6013      	str	r3, [r2, #0]
 8001144:	e01e      	b.n	8001184 <HAL_RCC_OscConfig+0x174>
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001150:	d10c      	bne.n	800116c <HAL_RCC_OscConfig+0x15c>
 8001152:	4b6f      	ldr	r3, [pc, #444]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a6e      	ldr	r2, [pc, #440]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	4b6c      	ldr	r3, [pc, #432]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a6b      	ldr	r2, [pc, #428]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001168:	6013      	str	r3, [r2, #0]
 800116a:	e00b      	b.n	8001184 <HAL_RCC_OscConfig+0x174>
 800116c:	4b68      	ldr	r3, [pc, #416]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a67      	ldr	r2, [pc, #412]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b65      	ldr	r3, [pc, #404]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a64      	ldr	r2, [pc, #400]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800117e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001182:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001184:	4b62      	ldr	r3, [pc, #392]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001188:	f023 020f 	bic.w	r2, r3, #15
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	495f      	ldr	r1, [pc, #380]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 8001194:	4313      	orrs	r3, r2
 8001196:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d05a      	beq.n	8001258 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a2:	f7ff fcb5 	bl	8000b10 <HAL_GetTick>
 80011a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011aa:	e00a      	b.n	80011c2 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ac:	f7ff fcb0 	bl	8000b10 <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b64      	cmp	r3, #100	; 0x64
 80011ba:	d902      	bls.n	80011c2 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	f000 be0e 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>
 80011c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011c6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ca:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80011d6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011da:	fab3 f383 	clz	r3, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	095b      	lsrs	r3, r3, #5
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d102      	bne.n	80011f4 <HAL_RCC_OscConfig+0x1e4>
 80011ee:	4b48      	ldr	r3, [pc, #288]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	e015      	b.n	8001220 <HAL_RCC_OscConfig+0x210>
 80011f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011f8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001200:	fa93 f3a3 	rbit	r3, r3
 8001204:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001208:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800120c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001210:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001214:	fa93 f3a3 	rbit	r3, r3
 8001218:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800121c:	4b3c      	ldr	r3, [pc, #240]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 800121e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001220:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001224:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001228:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800122c:	fa92 f2a2 	rbit	r2, r2
 8001230:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001234:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001238:	fab2 f282 	clz	r2, r2
 800123c:	b252      	sxtb	r2, r2
 800123e:	f042 0220 	orr.w	r2, r2, #32
 8001242:	b252      	sxtb	r2, r2
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	f002 021f 	and.w	r2, r2, #31
 800124a:	2101      	movs	r1, #1
 800124c:	fa01 f202 	lsl.w	r2, r1, r2
 8001250:	4013      	ands	r3, r2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d0aa      	beq.n	80011ac <HAL_RCC_OscConfig+0x19c>
 8001256:	e05e      	b.n	8001316 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001258:	f7ff fc5a 	bl	8000b10 <HAL_GetTick>
 800125c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001260:	e00a      	b.n	8001278 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001262:	f7ff fc55 	bl	8000b10 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b64      	cmp	r3, #100	; 0x64
 8001270:	d902      	bls.n	8001278 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	f000 bdb3 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>
 8001278:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800127c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001280:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001284:	fa93 f3a3 	rbit	r3, r3
 8001288:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 800128c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	b2db      	uxtb	r3, r3
 8001296:	095b      	lsrs	r3, r3, #5
 8001298:	b2db      	uxtb	r3, r3
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d102      	bne.n	80012aa <HAL_RCC_OscConfig+0x29a>
 80012a4:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	e015      	b.n	80012d6 <HAL_RCC_OscConfig+0x2c6>
 80012aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ae:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80012b6:	fa93 f3a3 	rbit	r3, r3
 80012ba:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80012be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012c2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80012c6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80012d2:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <HAL_RCC_OscConfig+0x300>)
 80012d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80012da:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80012de:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80012e2:	fa92 f2a2 	rbit	r2, r2
 80012e6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 80012ea:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80012ee:	fab2 f282 	clz	r2, r2
 80012f2:	b252      	sxtb	r2, r2
 80012f4:	f042 0220 	orr.w	r2, r2, #32
 80012f8:	b252      	sxtb	r2, r2
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	f002 021f 	and.w	r2, r2, #31
 8001300:	2101      	movs	r1, #1
 8001302:	fa01 f202 	lsl.w	r2, r1, r2
 8001306:	4013      	ands	r3, r2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1aa      	bne.n	8001262 <HAL_RCC_OscConfig+0x252>
 800130c:	e003      	b.n	8001316 <HAL_RCC_OscConfig+0x306>
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	f000 8170 	beq.w	8001606 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001326:	4bd0      	ldr	r3, [pc, #832]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00b      	beq.n	800134a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001332:	4bcd      	ldr	r3, [pc, #820]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f003 030c 	and.w	r3, r3, #12
 800133a:	2b08      	cmp	r3, #8
 800133c:	d16d      	bne.n	800141a <HAL_RCC_OscConfig+0x40a>
 800133e:	4bca      	ldr	r3, [pc, #808]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d167      	bne.n	800141a <HAL_RCC_OscConfig+0x40a>
 800134a:	2302      	movs	r3, #2
 800134c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001350:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001354:	fa93 f3a3 	rbit	r3, r3
 8001358:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 800135c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001360:	fab3 f383 	clz	r3, r3
 8001364:	b2db      	uxtb	r3, r3
 8001366:	095b      	lsrs	r3, r3, #5
 8001368:	b2db      	uxtb	r3, r3
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b01      	cmp	r3, #1
 8001372:	d102      	bne.n	800137a <HAL_RCC_OscConfig+0x36a>
 8001374:	4bbc      	ldr	r3, [pc, #752]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	e013      	b.n	80013a2 <HAL_RCC_OscConfig+0x392>
 800137a:	2302      	movs	r3, #2
 800137c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001380:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001384:	fa93 f3a3 	rbit	r3, r3
 8001388:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800138c:	2302      	movs	r3, #2
 800138e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001392:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001396:	fa93 f3a3 	rbit	r3, r3
 800139a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800139e:	4bb2      	ldr	r3, [pc, #712]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a2:	2202      	movs	r2, #2
 80013a4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80013a8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80013ac:	fa92 f2a2 	rbit	r2, r2
 80013b0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 80013b4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80013b8:	fab2 f282 	clz	r2, r2
 80013bc:	b252      	sxtb	r2, r2
 80013be:	f042 0220 	orr.w	r2, r2, #32
 80013c2:	b252      	sxtb	r2, r2
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	f002 021f 	and.w	r2, r2, #31
 80013ca:	2101      	movs	r1, #1
 80013cc:	fa01 f202 	lsl.w	r2, r1, r2
 80013d0:	4013      	ands	r3, r2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d007      	beq.n	80013e6 <HAL_RCC_OscConfig+0x3d6>
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d002      	beq.n	80013e6 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	f000 bcfc 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e6:	4ba0      	ldr	r3, [pc, #640]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ee:	1d3b      	adds	r3, r7, #4
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	6959      	ldr	r1, [r3, #20]
 80013f4:	23f8      	movs	r3, #248	; 0xf8
 80013f6:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fa:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80013fe:	fa93 f3a3 	rbit	r3, r3
 8001402:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8001406:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 800140a:	fab3 f383 	clz	r3, r3
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	4995      	ldr	r1, [pc, #596]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001418:	e0f5      	b.n	8001606 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	2b00      	cmp	r3, #0
 8001422:	f000 8085 	beq.w	8001530 <HAL_RCC_OscConfig+0x520>
 8001426:	2301      	movs	r3, #1
 8001428:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001430:	fa93 f3a3 	rbit	r3, r3
 8001434:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001438:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800143c:	fab3 f383 	clz	r3, r3
 8001440:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001444:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	461a      	mov	r2, r3
 800144c:	2301      	movs	r3, #1
 800144e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001450:	f7ff fb5e 	bl	8000b10 <HAL_GetTick>
 8001454:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001458:	e00a      	b.n	8001470 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145a:	f7ff fb59 	bl	8000b10 <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d902      	bls.n	8001470 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	f000 bcb7 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>
 8001470:	2302      	movs	r3, #2
 8001472:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001476:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800147a:	fa93 f3a3 	rbit	r3, r3
 800147e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8001482:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001486:	fab3 f383 	clz	r3, r3
 800148a:	b2db      	uxtb	r3, r3
 800148c:	095b      	lsrs	r3, r3, #5
 800148e:	b2db      	uxtb	r3, r3
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b01      	cmp	r3, #1
 8001498:	d102      	bne.n	80014a0 <HAL_RCC_OscConfig+0x490>
 800149a:	4b73      	ldr	r3, [pc, #460]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	e013      	b.n	80014c8 <HAL_RCC_OscConfig+0x4b8>
 80014a0:	2302      	movs	r3, #2
 80014a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80014aa:	fa93 f3a3 	rbit	r3, r3
 80014ae:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80014b2:	2302      	movs	r3, #2
 80014b4:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80014b8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80014bc:	fa93 f3a3 	rbit	r3, r3
 80014c0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80014c4:	4b68      	ldr	r3, [pc, #416]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80014c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c8:	2202      	movs	r2, #2
 80014ca:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80014ce:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80014d2:	fa92 f2a2 	rbit	r2, r2
 80014d6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80014da:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80014de:	fab2 f282 	clz	r2, r2
 80014e2:	b252      	sxtb	r2, r2
 80014e4:	f042 0220 	orr.w	r2, r2, #32
 80014e8:	b252      	sxtb	r2, r2
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	f002 021f 	and.w	r2, r2, #31
 80014f0:	2101      	movs	r1, #1
 80014f2:	fa01 f202 	lsl.w	r2, r1, r2
 80014f6:	4013      	ands	r3, r2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0ae      	beq.n	800145a <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014fc:	4b5a      	ldr	r3, [pc, #360]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6959      	ldr	r1, [r3, #20]
 800150a:	23f8      	movs	r3, #248	; 0xf8
 800150c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001514:	fa93 f3a3 	rbit	r3, r3
 8001518:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 800151c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001520:	fab3 f383 	clz	r3, r3
 8001524:	fa01 f303 	lsl.w	r3, r1, r3
 8001528:	494f      	ldr	r1, [pc, #316]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 800152a:	4313      	orrs	r3, r2
 800152c:	600b      	str	r3, [r1, #0]
 800152e:	e06a      	b.n	8001606 <HAL_RCC_OscConfig+0x5f6>
 8001530:	2301      	movs	r3, #1
 8001532:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001536:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800153a:	fa93 f3a3 	rbit	r3, r3
 800153e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8001542:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800154e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	461a      	mov	r2, r3
 8001556:	2300      	movs	r3, #0
 8001558:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155a:	f7ff fad9 	bl	8000b10 <HAL_GetTick>
 800155e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001562:	e00a      	b.n	800157a <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001564:	f7ff fad4 	bl	8000b10 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d902      	bls.n	800157a <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	f000 bc32 	b.w	8001dde <HAL_RCC_OscConfig+0xdce>
 800157a:	2302      	movs	r3, #2
 800157c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001580:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001584:	fa93 f3a3 	rbit	r3, r3
 8001588:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 800158c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001590:	fab3 f383 	clz	r3, r3
 8001594:	b2db      	uxtb	r3, r3
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	b2db      	uxtb	r3, r3
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d102      	bne.n	80015aa <HAL_RCC_OscConfig+0x59a>
 80015a4:	4b30      	ldr	r3, [pc, #192]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	e013      	b.n	80015d2 <HAL_RCC_OscConfig+0x5c2>
 80015aa:	2302      	movs	r3, #2
 80015ac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80015b4:	fa93 f3a3 	rbit	r3, r3
 80015b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80015bc:	2302      	movs	r3, #2
 80015be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80015c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80015c6:	fa93 f3a3 	rbit	r3, r3
 80015ca:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80015ce:	4b26      	ldr	r3, [pc, #152]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80015d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d2:	2202      	movs	r2, #2
 80015d4:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80015d8:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80015dc:	fa92 f2a2 	rbit	r2, r2
 80015e0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80015e4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80015e8:	fab2 f282 	clz	r2, r2
 80015ec:	b252      	sxtb	r2, r2
 80015ee:	f042 0220 	orr.w	r2, r2, #32
 80015f2:	b252      	sxtb	r2, r2
 80015f4:	b2d2      	uxtb	r2, r2
 80015f6:	f002 021f 	and.w	r2, r2, #31
 80015fa:	2101      	movs	r1, #1
 80015fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001600:	4013      	ands	r3, r2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1ae      	bne.n	8001564 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80d8 	beq.w	80017c6 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d067      	beq.n	80016f0 <HAL_RCC_OscConfig+0x6e0>
 8001620:	2301      	movs	r3, #1
 8001622:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001626:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800162a:	fa93 f3a3 	rbit	r3, r3
 800162e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001632:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001636:	fab3 f383 	clz	r3, r3
 800163a:	461a      	mov	r2, r3
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <HAL_RCC_OscConfig+0x65c>)
 800163e:	4413      	add	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	461a      	mov	r2, r3
 8001644:	2301      	movs	r3, #1
 8001646:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001648:	f7ff fa62 	bl	8000b10 <HAL_GetTick>
 800164c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001650:	e00e      	b.n	8001670 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001652:	f7ff fa5d 	bl	8000b10 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d906      	bls.n	8001670 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e3bb      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000
 800166c:	10908120 	.word	0x10908120
 8001670:	2302      	movs	r3, #2
 8001672:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001676:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800167a:	fa93 f3a3 	rbit	r3, r3
 800167e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001682:	2302      	movs	r3, #2
 8001684:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001688:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800168c:	fa93 f2a3 	rbit	r2, r3
 8001690:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800169a:	2202      	movs	r2, #2
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	fa93 f2a3 	rbit	r2, r3
 80016a8:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80016ac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ae:	4ba5      	ldr	r3, [pc, #660]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80016b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016b2:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80016b6:	2102      	movs	r1, #2
 80016b8:	6019      	str	r1, [r3, #0]
 80016ba:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	fa93 f1a3 	rbit	r1, r3
 80016c4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80016c8:	6019      	str	r1, [r3, #0]
  return(result);
 80016ca:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	fab3 f383 	clz	r3, r3
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80016da:	b25b      	sxtb	r3, r3
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	f003 031f 	and.w	r3, r3, #31
 80016e2:	2101      	movs	r1, #1
 80016e4:	fa01 f303 	lsl.w	r3, r1, r3
 80016e8:	4013      	ands	r3, r2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0b1      	beq.n	8001652 <HAL_RCC_OscConfig+0x642>
 80016ee:	e06a      	b.n	80017c6 <HAL_RCC_OscConfig+0x7b6>
 80016f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80016f4:	2201      	movs	r2, #1
 80016f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	fa93 f2a3 	rbit	r2, r3
 8001702:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001706:	601a      	str	r2, [r3, #0]
  return(result);
 8001708:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800170c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	461a      	mov	r2, r3
 8001714:	4b8c      	ldr	r3, [pc, #560]	; (8001948 <HAL_RCC_OscConfig+0x938>)
 8001716:	4413      	add	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	461a      	mov	r2, r3
 800171c:	2300      	movs	r3, #0
 800171e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001720:	f7ff f9f6 	bl	8000b10 <HAL_GetTick>
 8001724:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001728:	e009      	b.n	800173e <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800172a:	f7ff f9f1 	bl	8000b10 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e34f      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 800173e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001742:	2202      	movs	r2, #2
 8001744:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001746:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	fa93 f2a3 	rbit	r2, r3
 8001750:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800175a:	2202      	movs	r2, #2
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	fa93 f2a3 	rbit	r2, r3
 8001768:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001772:	2202      	movs	r2, #2
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	fa93 f2a3 	rbit	r2, r3
 8001780:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001784:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001786:	4b6f      	ldr	r3, [pc, #444]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001788:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800178a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800178e:	2102      	movs	r1, #2
 8001790:	6019      	str	r1, [r3, #0]
 8001792:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	fa93 f1a3 	rbit	r1, r3
 800179c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80017a0:	6019      	str	r1, [r3, #0]
  return(result);
 80017a2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	fab3 f383 	clz	r3, r3
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	f003 031f 	and.w	r3, r3, #31
 80017ba:	2101      	movs	r1, #1
 80017bc:	fa01 f303 	lsl.w	r3, r1, r3
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1b1      	bne.n	800172a <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 8159 	beq.w	8001a88 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017dc:	4b59      	ldr	r3, [pc, #356]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d112      	bne.n	800180e <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e8:	4b56      	ldr	r3, [pc, #344]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80017ea:	69db      	ldr	r3, [r3, #28]
 80017ec:	4a55      	ldr	r2, [pc, #340]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80017ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f2:	61d3      	str	r3, [r2, #28]
 80017f4:	4b53      	ldr	r3, [pc, #332]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001808:	2301      	movs	r3, #1
 800180a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180e:	4b4f      	ldr	r3, [pc, #316]	; (800194c <HAL_RCC_OscConfig+0x93c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001816:	2b00      	cmp	r3, #0
 8001818:	d11a      	bne.n	8001850 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800181a:	4b4c      	ldr	r3, [pc, #304]	; (800194c <HAL_RCC_OscConfig+0x93c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a4b      	ldr	r2, [pc, #300]	; (800194c <HAL_RCC_OscConfig+0x93c>)
 8001820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001824:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001826:	f7ff f973 	bl	8000b10 <HAL_GetTick>
 800182a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182e:	e009      	b.n	8001844 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001830:	f7ff f96e 	bl	8000b10 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b64      	cmp	r3, #100	; 0x64
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e2cc      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001844:	4b41      	ldr	r3, [pc, #260]	; (800194c <HAL_RCC_OscConfig+0x93c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0ef      	beq.n	8001830 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d106      	bne.n	8001868 <HAL_RCC_OscConfig+0x858>
 800185a:	4b3a      	ldr	r3, [pc, #232]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 800185c:	6a1b      	ldr	r3, [r3, #32]
 800185e:	4a39      	ldr	r2, [pc, #228]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6213      	str	r3, [r2, #32]
 8001866:	e02f      	b.n	80018c8 <HAL_RCC_OscConfig+0x8b8>
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d10c      	bne.n	800188c <HAL_RCC_OscConfig+0x87c>
 8001872:	4b34      	ldr	r3, [pc, #208]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001874:	6a1b      	ldr	r3, [r3, #32]
 8001876:	4a33      	ldr	r2, [pc, #204]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001878:	f023 0301 	bic.w	r3, r3, #1
 800187c:	6213      	str	r3, [r2, #32]
 800187e:	4b31      	ldr	r3, [pc, #196]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4a30      	ldr	r2, [pc, #192]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001884:	f023 0304 	bic.w	r3, r3, #4
 8001888:	6213      	str	r3, [r2, #32]
 800188a:	e01d      	b.n	80018c8 <HAL_RCC_OscConfig+0x8b8>
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	2b05      	cmp	r3, #5
 8001894:	d10c      	bne.n	80018b0 <HAL_RCC_OscConfig+0x8a0>
 8001896:	4b2b      	ldr	r3, [pc, #172]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	4a2a      	ldr	r2, [pc, #168]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6213      	str	r3, [r2, #32]
 80018a2:	4b28      	ldr	r3, [pc, #160]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	4a27      	ldr	r2, [pc, #156]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6213      	str	r3, [r2, #32]
 80018ae:	e00b      	b.n	80018c8 <HAL_RCC_OscConfig+0x8b8>
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	4a23      	ldr	r2, [pc, #140]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80018b6:	f023 0301 	bic.w	r3, r3, #1
 80018ba:	6213      	str	r3, [r2, #32]
 80018bc:	4b21      	ldr	r3, [pc, #132]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	4a20      	ldr	r2, [pc, #128]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 80018c2:	f023 0304 	bic.w	r3, r3, #4
 80018c6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d06b      	beq.n	80019aa <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d2:	f7ff f91d 	bl	8000b10 <HAL_GetTick>
 80018d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018da:	e00b      	b.n	80018f4 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018dc:	f7ff f918 	bl	8000b10 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e274      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 80018f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80018f8:	2202      	movs	r2, #2
 80018fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	fa93 f2a3 	rbit	r2, r3
 8001906:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001910:	2202      	movs	r2, #2
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	fa93 f2a3 	rbit	r2, r3
 800191e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001922:	601a      	str	r2, [r3, #0]
  return(result);
 8001924:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001928:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192a:	fab3 f383 	clz	r3, r3
 800192e:	b2db      	uxtb	r3, r3
 8001930:	095b      	lsrs	r3, r3, #5
 8001932:	b2db      	uxtb	r3, r3
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d108      	bne.n	8001950 <HAL_RCC_OscConfig+0x940>
 800193e:	4b01      	ldr	r3, [pc, #4]	; (8001944 <HAL_RCC_OscConfig+0x934>)
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	e013      	b.n	800196c <HAL_RCC_OscConfig+0x95c>
 8001944:	40021000 	.word	0x40021000
 8001948:	10908120 	.word	0x10908120
 800194c:	40007000 	.word	0x40007000
 8001950:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001954:	2202      	movs	r2, #2
 8001956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	fa93 f2a3 	rbit	r2, r3
 8001962:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	4bbb      	ldr	r3, [pc, #748]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001970:	2102      	movs	r1, #2
 8001972:	6011      	str	r1, [r2, #0]
 8001974:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	fa92 f1a2 	rbit	r1, r2
 800197e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001982:	6011      	str	r1, [r2, #0]
  return(result);
 8001984:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	fab2 f282 	clz	r2, r2
 800198e:	b252      	sxtb	r2, r2
 8001990:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001994:	b252      	sxtb	r2, r2
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	f002 021f 	and.w	r2, r2, #31
 800199c:	2101      	movs	r1, #1
 800199e:	fa01 f202 	lsl.w	r2, r1, r2
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d099      	beq.n	80018dc <HAL_RCC_OscConfig+0x8cc>
 80019a8:	e064      	b.n	8001a74 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019aa:	f7ff f8b1 	bl	8000b10 <HAL_GetTick>
 80019ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b2:	e00b      	b.n	80019cc <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b4:	f7ff f8ac 	bl	8000b10 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e208      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 80019cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019d0:	2202      	movs	r2, #2
 80019d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	fa93 f2a3 	rbit	r2, r3
 80019de:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019e8:	2202      	movs	r2, #2
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	fa93 f2a3 	rbit	r2, r3
 80019f6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80019fa:	601a      	str	r2, [r3, #0]
  return(result);
 80019fc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a00:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a02:	fab3 f383 	clz	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	095b      	lsrs	r3, r3, #5
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d102      	bne.n	8001a1c <HAL_RCC_OscConfig+0xa0c>
 8001a16:	4b90      	ldr	r3, [pc, #576]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	e00d      	b.n	8001a38 <HAL_RCC_OscConfig+0xa28>
 8001a1c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001a20:	2202      	movs	r2, #2
 8001a22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a24:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	fa93 f2a3 	rbit	r2, r3
 8001a2e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	4b88      	ldr	r3, [pc, #544]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a38:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	6011      	str	r1, [r2, #0]
 8001a40:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	fa92 f1a2 	rbit	r1, r2
 8001a4a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001a4e:	6011      	str	r1, [r2, #0]
  return(result);
 8001a50:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001a54:	6812      	ldr	r2, [r2, #0]
 8001a56:	fab2 f282 	clz	r2, r2
 8001a5a:	b252      	sxtb	r2, r2
 8001a5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a60:	b252      	sxtb	r2, r2
 8001a62:	b2d2      	uxtb	r2, r2
 8001a64:	f002 021f 	and.w	r2, r2, #31
 8001a68:	2101      	movs	r1, #1
 8001a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d19f      	bne.n	80019b4 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a74:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d105      	bne.n	8001a88 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a7c:	4b76      	ldr	r3, [pc, #472]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	4a75      	ldr	r2, [pc, #468]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001a82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a86:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a88:	1d3b      	adds	r3, r7, #4
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 81a4 	beq.w	8001ddc <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a94:	4b70      	ldr	r3, [pc, #448]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	f000 819b 	beq.w	8001dd8 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	69db      	ldr	r3, [r3, #28]
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	f040 8113 	bne.w	8001cd4 <HAL_RCC_OscConfig+0xcc4>
 8001aae:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001ab2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ab6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	fa93 f2a3 	rbit	r2, r3
 8001ac2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ac6:	601a      	str	r2, [r3, #0]
  return(result);
 8001ac8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001acc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	fab3 f383 	clz	r3, r3
 8001ad2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ad6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	461a      	mov	r2, r3
 8001ade:	2300      	movs	r3, #0
 8001ae0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae2:	f7ff f815 	bl	8000b10 <HAL_GetTick>
 8001ae6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aea:	e009      	b.n	8001b00 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aec:	f7ff f810 	bl	8000b10 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e16e      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 8001b00:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	fa93 f2a3 	rbit	r2, r3
 8001b14:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001b18:	601a      	str	r2, [r3, #0]
  return(result);
 8001b1a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001b1e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b20:	fab3 f383 	clz	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d102      	bne.n	8001b3a <HAL_RCC_OscConfig+0xb2a>
 8001b34:	4b48      	ldr	r3, [pc, #288]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	e01b      	b.n	8001b72 <HAL_RCC_OscConfig+0xb62>
 8001b3a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b44:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	fa93 f2a3 	rbit	r2, r3
 8001b4e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	fa93 f2a3 	rbit	r2, r3
 8001b68:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	4b3a      	ldr	r3, [pc, #232]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b72:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001b76:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b7a:	6011      	str	r1, [r2, #0]
 8001b7c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001b80:	6812      	ldr	r2, [r2, #0]
 8001b82:	fa92 f1a2 	rbit	r1, r2
 8001b86:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001b8a:	6011      	str	r1, [r2, #0]
  return(result);
 8001b8c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001b90:	6812      	ldr	r2, [r2, #0]
 8001b92:	fab2 f282 	clz	r2, r2
 8001b96:	b252      	sxtb	r2, r2
 8001b98:	f042 0220 	orr.w	r2, r2, #32
 8001b9c:	b252      	sxtb	r2, r2
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	f002 021f 	and.w	r2, r2, #31
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d19d      	bne.n	8001aec <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bb0:	4b29      	ldr	r3, [pc, #164]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bb8:	1d3b      	adds	r3, r7, #4
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001bbe:	1d3b      	adds	r3, r7, #4
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	430b      	orrs	r3, r1
 8001bc6:	4924      	ldr	r1, [pc, #144]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	604b      	str	r3, [r1, #4]
 8001bcc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001bd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001bd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	fa93 f2a3 	rbit	r2, r3
 8001be0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001be4:	601a      	str	r2, [r3, #0]
  return(result);
 8001be6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001bea:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001bf4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c00:	f7fe ff86 	bl	8000b10 <HAL_GetTick>
 8001c04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c08:	e009      	b.n	8001c1e <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7fe ff81 	bl	8000b10 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e0df      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 8001c1e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c28:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	fa93 f2a3 	rbit	r2, r3
 8001c32:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c36:	601a      	str	r2, [r3, #0]
  return(result);
 8001c38:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c3c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c3e:	fab3 f383 	clz	r3, r3
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	095b      	lsrs	r3, r3, #5
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d104      	bne.n	8001c5c <HAL_RCC_OscConfig+0xc4c>
 8001c52:	4b01      	ldr	r3, [pc, #4]	; (8001c58 <HAL_RCC_OscConfig+0xc48>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	e01d      	b.n	8001c94 <HAL_RCC_OscConfig+0xc84>
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	fa93 f2a3 	rbit	r2, r3
 8001c70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001c7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	fa93 f2a3 	rbit	r2, r3
 8001c8a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	4b55      	ldr	r3, [pc, #340]	; (8001de8 <HAL_RCC_OscConfig+0xdd8>)
 8001c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c94:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001c98:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c9c:	6011      	str	r1, [r2, #0]
 8001c9e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	fa92 f1a2 	rbit	r1, r2
 8001ca8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001cac:	6011      	str	r1, [r2, #0]
  return(result);
 8001cae:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	fab2 f282 	clz	r2, r2
 8001cb8:	b252      	sxtb	r2, r2
 8001cba:	f042 0220 	orr.w	r2, r2, #32
 8001cbe:	b252      	sxtb	r2, r2
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	f002 021f 	and.w	r2, r2, #31
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ccc:	4013      	ands	r3, r2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d09b      	beq.n	8001c0a <HAL_RCC_OscConfig+0xbfa>
 8001cd2:	e083      	b.n	8001ddc <HAL_RCC_OscConfig+0xdcc>
 8001cd4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cec:	601a      	str	r2, [r3, #0]
  return(result);
 8001cee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cf2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cfc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	461a      	mov	r2, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7fe ff02 	bl	8000b10 <HAL_GetTick>
 8001d0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d10:	e009      	b.n	8001d26 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d12:	f7fe fefd 	bl	8000b10 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e05b      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
 8001d26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d2a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	fa93 f2a3 	rbit	r2, r3
 8001d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d3e:	601a      	str	r2, [r3, #0]
  return(result);
 8001d40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d44:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d46:	fab3 f383 	clz	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	095b      	lsrs	r3, r3, #5
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d102      	bne.n	8001d60 <HAL_RCC_OscConfig+0xd50>
 8001d5a:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <HAL_RCC_OscConfig+0xdd8>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	e01b      	b.n	8001d98 <HAL_RCC_OscConfig+0xd88>
 8001d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	fa93 f2a3 	rbit	r2, r3
 8001d74:	f107 0320 	add.w	r3, r7, #32
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	f107 031c 	add.w	r3, r7, #28
 8001d7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	f107 031c 	add.w	r3, r7, #28
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	fa93 f2a3 	rbit	r2, r3
 8001d8e:	f107 0318 	add.w	r3, r7, #24
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <HAL_RCC_OscConfig+0xdd8>)
 8001d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d98:	f107 0214 	add.w	r2, r7, #20
 8001d9c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001da0:	6011      	str	r1, [r2, #0]
 8001da2:	f107 0214 	add.w	r2, r7, #20
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	fa92 f1a2 	rbit	r1, r2
 8001dac:	f107 0210 	add.w	r2, r7, #16
 8001db0:	6011      	str	r1, [r2, #0]
  return(result);
 8001db2:	f107 0210 	add.w	r2, r7, #16
 8001db6:	6812      	ldr	r2, [r2, #0]
 8001db8:	fab2 f282 	clz	r2, r2
 8001dbc:	b252      	sxtb	r2, r2
 8001dbe:	f042 0220 	orr.w	r2, r2, #32
 8001dc2:	b252      	sxtb	r2, r2
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	f002 021f 	and.w	r2, r2, #31
 8001dca:	2101      	movs	r1, #1
 8001dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d19d      	bne.n	8001d12 <HAL_RCC_OscConfig+0xd02>
 8001dd6:	e001      	b.n	8001ddc <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000

08001dec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b09e      	sub	sp, #120	; 0x78
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001df6:	2300      	movs	r3, #0
 8001df8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e164      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e04:	4b92      	ldr	r3, [pc, #584]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d910      	bls.n	8001e34 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b8f      	ldr	r3, [pc, #572]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f023 0207 	bic.w	r2, r3, #7
 8001e1a:	498d      	ldr	r1, [pc, #564]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e22:	4b8b      	ldr	r3, [pc, #556]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d001      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e14c      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e40:	4b84      	ldr	r3, [pc, #528]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	4981      	ldr	r1, [pc, #516]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 80df 	beq.w	800201e <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d13d      	bne.n	8001ee4 <HAL_RCC_ClockConfig+0xf8>
 8001e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e6c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e78:	fab3 f383 	clz	r3, r3
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	f043 0301 	orr.w	r3, r3, #1
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d102      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xa6>
 8001e8c:	4b71      	ldr	r3, [pc, #452]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	e00f      	b.n	8001eb2 <HAL_RCC_ClockConfig+0xc6>
 8001e92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e9a:	fa93 f3a3 	rbit	r3, r3
 8001e9e:	667b      	str	r3, [r7, #100]	; 0x64
 8001ea0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ea4:	663b      	str	r3, [r7, #96]	; 0x60
 8001ea6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ea8:	fa93 f3a3 	rbit	r3, r3
 8001eac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001eae:	4b69      	ldr	r3, [pc, #420]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001eb6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001eb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001eba:	fa92 f2a2 	rbit	r2, r2
 8001ebe:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001ec0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ec2:	fab2 f282 	clz	r2, r2
 8001ec6:	b252      	sxtb	r2, r2
 8001ec8:	f042 0220 	orr.w	r2, r2, #32
 8001ecc:	b252      	sxtb	r2, r2
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	f002 021f 	and.w	r2, r2, #31
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d17d      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e0f4      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d13d      	bne.n	8001f68 <HAL_RCC_ClockConfig+0x17c>
 8001eec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ef0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ef4:	fa93 f3a3 	rbit	r3, r3
 8001ef8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efc:	fab3 f383 	clz	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d102      	bne.n	8001f16 <HAL_RCC_ClockConfig+0x12a>
 8001f10:	4b50      	ldr	r3, [pc, #320]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	e00f      	b.n	8001f36 <HAL_RCC_ClockConfig+0x14a>
 8001f16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f1a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f1e:	fa93 f3a3 	rbit	r3, r3
 8001f22:	647b      	str	r3, [r7, #68]	; 0x44
 8001f24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f28:	643b      	str	r3, [r7, #64]	; 0x40
 8001f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f32:	4b48      	ldr	r3, [pc, #288]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f3a:	63ba      	str	r2, [r7, #56]	; 0x38
 8001f3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f3e:	fa92 f2a2 	rbit	r2, r2
 8001f42:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001f44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f46:	fab2 f282 	clz	r2, r2
 8001f4a:	b252      	sxtb	r2, r2
 8001f4c:	f042 0220 	orr.w	r2, r2, #32
 8001f50:	b252      	sxtb	r2, r2
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	f002 021f 	and.w	r2, r2, #31
 8001f58:	2101      	movs	r1, #1
 8001f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d13b      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e0b2      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
 8001f68:	2302      	movs	r3, #2
 8001f6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f6e:	fa93 f3a3 	rbit	r3, r3
 8001f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	095b      	lsrs	r3, r3, #5
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d102      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x1a4>
 8001f8a:	4b32      	ldr	r3, [pc, #200]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	e00d      	b.n	8001fac <HAL_RCC_ClockConfig+0x1c0>
 8001f90:	2302      	movs	r3, #2
 8001f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f96:	fa93 f3a3 	rbit	r3, r3
 8001f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	623b      	str	r3, [r7, #32]
 8001fa0:	6a3b      	ldr	r3, [r7, #32]
 8001fa2:	fa93 f3a3 	rbit	r3, r3
 8001fa6:	61fb      	str	r3, [r7, #28]
 8001fa8:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fac:	2202      	movs	r2, #2
 8001fae:	61ba      	str	r2, [r7, #24]
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	fa92 f2a2 	rbit	r2, r2
 8001fb6:	617a      	str	r2, [r7, #20]
  return(result);
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	fab2 f282 	clz	r2, r2
 8001fbe:	b252      	sxtb	r2, r2
 8001fc0:	f042 0220 	orr.w	r2, r2, #32
 8001fc4:	b252      	sxtb	r2, r2
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	f002 021f 	and.w	r2, r2, #31
 8001fcc:	2101      	movs	r1, #1
 8001fce:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e078      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f023 0203 	bic.w	r2, r3, #3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	491a      	ldr	r1, [pc, #104]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fee:	f7fe fd8f 	bl	8000b10 <HAL_GetTick>
 8001ff2:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff4:	e00a      	b.n	800200c <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff6:	f7fe fd8b 	bl	8000b10 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	f241 3288 	movw	r2, #5000	; 0x1388
 8002004:	4293      	cmp	r3, r2
 8002006:	d901      	bls.n	800200c <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e060      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800200c:	4b11      	ldr	r3, [pc, #68]	; (8002054 <HAL_RCC_ClockConfig+0x268>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 020c 	and.w	r2, r3, #12
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	429a      	cmp	r2, r3
 800201c:	d1eb      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800201e:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d215      	bcs.n	8002058 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202c:	4b08      	ldr	r3, [pc, #32]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f023 0207 	bic.w	r2, r3, #7
 8002034:	4906      	ldr	r1, [pc, #24]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	4313      	orrs	r3, r2
 800203a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800203c:	4b04      	ldr	r3, [pc, #16]	; (8002050 <HAL_RCC_ClockConfig+0x264>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d006      	beq.n	8002058 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e03f      	b.n	80020ce <HAL_RCC_ClockConfig+0x2e2>
 800204e:	bf00      	nop
 8002050:	40022000 	.word	0x40022000
 8002054:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	d008      	beq.n	8002076 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002064:	4b1c      	ldr	r3, [pc, #112]	; (80020d8 <HAL_RCC_ClockConfig+0x2ec>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	4919      	ldr	r1, [pc, #100]	; (80020d8 <HAL_RCC_ClockConfig+0x2ec>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0308 	and.w	r3, r3, #8
 800207e:	2b00      	cmp	r3, #0
 8002080:	d009      	beq.n	8002096 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <HAL_RCC_ClockConfig+0x2ec>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	4911      	ldr	r1, [pc, #68]	; (80020d8 <HAL_RCC_ClockConfig+0x2ec>)
 8002092:	4313      	orrs	r3, r2
 8002094:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002096:	f000 f825 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 800209a:	4601      	mov	r1, r0
 800209c:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <HAL_RCC_ClockConfig+0x2ec>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80020a4:	23f0      	movs	r3, #240	; 0xf0
 80020a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	fa93 f3a3 	rbit	r3, r3
 80020ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	fab3 f383 	clz	r3, r3
 80020b6:	fa22 f303 	lsr.w	r3, r2, r3
 80020ba:	4a08      	ldr	r2, [pc, #32]	; (80020dc <HAL_RCC_ClockConfig+0x2f0>)
 80020bc:	5cd3      	ldrb	r3, [r2, r3]
 80020be:	fa21 f303 	lsr.w	r3, r1, r3
 80020c2:	4a07      	ldr	r2, [pc, #28]	; (80020e0 <HAL_RCC_ClockConfig+0x2f4>)
 80020c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80020c6:	200f      	movs	r0, #15
 80020c8:	f7fe fcde 	bl	8000a88 <HAL_InitTick>
  
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3778      	adds	r7, #120	; 0x78
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	08006ed4 	.word	0x08006ed4
 80020e0:	2000000c 	.word	0x2000000c

080020e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b08b      	sub	sp, #44	; 0x2c
 80020e8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
 80020ee:	2300      	movs	r3, #0
 80020f0:	61bb      	str	r3, [r7, #24]
 80020f2:	2300      	movs	r3, #0
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80020fe:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	f003 030c 	and.w	r3, r3, #12
 800210a:	2b04      	cmp	r3, #4
 800210c:	d002      	beq.n	8002114 <HAL_RCC_GetSysClockFreq+0x30>
 800210e:	2b08      	cmp	r3, #8
 8002110:	d003      	beq.n	800211a <HAL_RCC_GetSysClockFreq+0x36>
 8002112:	e03c      	b.n	800218e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002114:	4b24      	ldr	r3, [pc, #144]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002116:	623b      	str	r3, [r7, #32]
      break;
 8002118:	e03c      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002120:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002124:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	fa93 f3a3 	rbit	r3, r3
 800212c:	607b      	str	r3, [r7, #4]
  return(result);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	fab3 f383 	clz	r3, r3
 8002134:	fa22 f303 	lsr.w	r3, r2, r3
 8002138:	4a1c      	ldr	r2, [pc, #112]	; (80021ac <HAL_RCC_GetSysClockFreq+0xc8>)
 800213a:	5cd3      	ldrb	r3, [r2, r3]
 800213c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800213e:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002142:	f003 020f 	and.w	r2, r3, #15
 8002146:	230f      	movs	r3, #15
 8002148:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	fa93 f3a3 	rbit	r3, r3
 8002150:	60fb      	str	r3, [r7, #12]
  return(result);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	fab3 f383 	clz	r3, r3
 8002158:	fa22 f303 	lsr.w	r3, r2, r3
 800215c:	4a14      	ldr	r2, [pc, #80]	; (80021b0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800215e:	5cd3      	ldrb	r3, [r2, r3]
 8002160:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d008      	beq.n	800217e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800216c:	4a0e      	ldr	r2, [pc, #56]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	fbb2 f2f3 	udiv	r2, r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
 800217c:	e004      	b.n	8002188 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	4a0c      	ldr	r2, [pc, #48]	; (80021b4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002182:	fb02 f303 	mul.w	r3, r2, r3
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218a:	623b      	str	r3, [r7, #32]
      break;
 800218c:	e002      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002190:	623b      	str	r3, [r7, #32]
      break;
 8002192:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002194:	6a3b      	ldr	r3, [r7, #32]
}
 8002196:	4618      	mov	r0, r3
 8002198:	372c      	adds	r7, #44	; 0x2c
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	007a1200 	.word	0x007a1200
 80021ac:	08006eb4 	.word	0x08006eb4
 80021b0:	08006ec4 	.word	0x08006ec4
 80021b4:	003d0900 	.word	0x003d0900

080021b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021bc:	4b03      	ldr	r3, [pc, #12]	; (80021cc <HAL_RCC_GetHCLKFreq+0x14>)
 80021be:	681b      	ldr	r3, [r3, #0]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	2000000c 	.word	0x2000000c

080021d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80021d6:	f7ff ffef 	bl	80021b8 <HAL_RCC_GetHCLKFreq>
 80021da:	4601      	mov	r1, r0
 80021dc:	4b0b      	ldr	r3, [pc, #44]	; (800220c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80021e4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80021e8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	fa93 f3a3 	rbit	r3, r3
 80021f0:	603b      	str	r3, [r7, #0]
  return(result);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	fab3 f383 	clz	r3, r3
 80021f8:	fa22 f303 	lsr.w	r3, r2, r3
 80021fc:	4a04      	ldr	r2, [pc, #16]	; (8002210 <HAL_RCC_GetPCLK1Freq+0x40>)
 80021fe:	5cd3      	ldrb	r3, [r2, r3]
 8002200:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	08006ee4 	.word	0x08006ee4

08002214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800221a:	f7ff ffcd 	bl	80021b8 <HAL_RCC_GetHCLKFreq>
 800221e:	4601      	mov	r1, r0
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8002228:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800222c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	fa93 f3a3 	rbit	r3, r3
 8002234:	603b      	str	r3, [r7, #0]
  return(result);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	fab3 f383 	clz	r3, r3
 800223c:	fa22 f303 	lsr.w	r3, r2, r3
 8002240:	4a04      	ldr	r2, [pc, #16]	; (8002254 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002242:	5cd3      	ldrb	r3, [r2, r3]
 8002244:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40021000 	.word	0x40021000
 8002254:	08006ee4 	.word	0x08006ee4

08002258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d101      	bne.n	800226a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e07c      	b.n	8002364 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d106      	bne.n	800228a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f003 feed 	bl	8006064 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2202      	movs	r2, #2
 800228e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022a0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80022aa:	d902      	bls.n	80022b2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	e002      	b.n	80022b8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80022b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022b6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80022c0:	d007      	beq.n	80022d2 <HAL_SPI_Init+0x7a>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80022ca:	d002      	beq.n	80022d2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10b      	bne.n	80022f2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80022e2:	d903      	bls.n	80022ec <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2202      	movs	r2, #2
 80022e8:	631a      	str	r2, [r3, #48]	; 0x30
 80022ea:	e002      	b.n	80022f2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	431a      	orrs	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	431a      	orrs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002310:	431a      	orrs	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	431a      	orrs	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	ea42 0103 	orr.w	r1, r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	0c1b      	lsrs	r3, r3, #16
 8002332:	f003 0204 	and.w	r2, r3, #4
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	ea42 0103 	orr.w	r1, r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	430a      	orrs	r2, r1
 8002352:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b088      	sub	sp, #32
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	603b      	str	r3, [r7, #0]
 8002378:	4613      	mov	r3, r2
 800237a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_SPI_Transmit+0x26>
 800238e:	2302      	movs	r3, #2
 8002390:	e13e      	b.n	8002610 <HAL_SPI_Transmit+0x2a4>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800239a:	f7fe fbb9 	bl	8000b10 <HAL_GetTick>
 800239e:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d002      	beq.n	80023b2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80023ac:	2302      	movs	r3, #2
 80023ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80023b0:	e125      	b.n	80025fe <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <HAL_SPI_Transmit+0x52>
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d102      	bne.n	80023c4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80023c2:	e11c      	b.n	80025fe <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2203      	movs	r2, #3
 80023c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	88fa      	ldrh	r2, [r7, #6]
 80023dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	88fa      	ldrh	r2, [r7, #6]
 80023e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800240e:	d107      	bne.n	8002420 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800241e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800242a:	2b40      	cmp	r3, #64	; 0x40
 800242c:	d007      	beq.n	800243e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002446:	d947      	bls.n	80024d8 <HAL_SPI_Transmit+0x16c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d004      	beq.n	800245a <HAL_SPI_Transmit+0xee>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002454:	b29b      	uxth	r3, r3
 8002456:	2b01      	cmp	r3, #1
 8002458:	d138      	bne.n	80024cc <HAL_SPI_Transmit+0x160>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	881a      	ldrh	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	3302      	adds	r3, #2
 8002468:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800246e:	b29b      	uxth	r3, r3
 8002470:	3b01      	subs	r3, #1
 8002472:	b29a      	uxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002478:	e028      	b.n	80024cc <HAL_SPI_Transmit+0x160>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b02      	cmp	r3, #2
 8002486:	d10f      	bne.n	80024a8 <HAL_SPI_Transmit+0x13c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	881a      	ldrh	r2, [r3, #0]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	3302      	adds	r3, #2
 8002496:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800249c:	b29b      	uxth	r3, r3
 800249e:	3b01      	subs	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80024a6:	e011      	b.n	80024cc <HAL_SPI_Transmit+0x160>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00b      	beq.n	80024c6 <HAL_SPI_Transmit+0x15a>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b4:	d00a      	beq.n	80024cc <HAL_SPI_Transmit+0x160>
 80024b6:	f7fe fb2b 	bl	8000b10 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d802      	bhi.n	80024cc <HAL_SPI_Transmit+0x160>
        {
          errorcode = HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80024ca:	e098      	b.n	80025fe <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1d1      	bne.n	800247a <HAL_SPI_Transmit+0x10e>
 80024d6:	e070      	b.n	80025ba <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d004      	beq.n	80024ea <HAL_SPI_Transmit+0x17e>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d162      	bne.n	80025b0 <HAL_SPI_Transmit+0x244>
    {
      if (hspi->TxXferCount > 1U)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d90f      	bls.n	8002514 <HAL_SPI_Transmit+0x1a8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	881a      	ldrh	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	3302      	adds	r3, #2
 8002502:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002508:	b29b      	uxth	r3, r3
 800250a:	3b02      	subs	r3, #2
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002512:	e04d      	b.n	80025b0 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	1c5a      	adds	r2, r3, #1
 8002518:	60ba      	str	r2, [r7, #8]
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	320c      	adds	r2, #12
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002528:	b29b      	uxth	r3, r3
 800252a:	3b01      	subs	r3, #1
 800252c:	b29a      	uxth	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002532:	e03d      	b.n	80025b0 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b02      	cmp	r3, #2
 8002540:	d124      	bne.n	800258c <HAL_SPI_Transmit+0x220>
      {
        if (hspi->TxXferCount > 1U)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002546:	b29b      	uxth	r3, r3
 8002548:	2b01      	cmp	r3, #1
 800254a:	d90f      	bls.n	800256c <HAL_SPI_Transmit+0x200>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	881a      	ldrh	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	3302      	adds	r3, #2
 800255a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002560:	b29b      	uxth	r3, r3
 8002562:	3b02      	subs	r3, #2
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	87da      	strh	r2, [r3, #62]	; 0x3e
 800256a:	e021      	b.n	80025b0 <HAL_SPI_Transmit+0x244>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	1c5a      	adds	r2, r3, #1
 8002570:	60ba      	str	r2, [r7, #8]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	320c      	adds	r2, #12
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002580:	b29b      	uxth	r3, r3
 8002582:	3b01      	subs	r3, #1
 8002584:	b29a      	uxth	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	87da      	strh	r2, [r3, #62]	; 0x3e
 800258a:	e011      	b.n	80025b0 <HAL_SPI_Transmit+0x244>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <HAL_SPI_Transmit+0x23e>
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002598:	d00a      	beq.n	80025b0 <HAL_SPI_Transmit+0x244>
 800259a:	f7fe fab9 	bl	8000b10 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d802      	bhi.n	80025b0 <HAL_SPI_Transmit+0x244>
        {
          errorcode = HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80025ae:	e026      	b.n	80025fe <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1bc      	bne.n	8002534 <HAL_SPI_Transmit+0x1c8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	6839      	ldr	r1, [r7, #0]
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 fc7d 	bl	8002ebe <SPI_EndRxTxTransaction>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2220      	movs	r2, #32
 80025ce:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10a      	bne.n	80025ee <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	77fb      	strb	r3, [r7, #31]
 80025fa:	e000      	b.n	80025fe <HAL_SPI_Transmit+0x292>
  }

error:
 80025fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800260e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3720      	adds	r7, #32
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af02      	add	r7, sp, #8
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	4613      	mov	r3, r2
 8002626:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	75fb      	strb	r3, [r7, #23]


  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002638:	d112      	bne.n	8002660 <HAL_SPI_Receive+0x48>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10e      	bne.n	8002660 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2204      	movs	r2, #4
 8002646:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800264a:	88fa      	ldrh	r2, [r7, #6]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	4613      	mov	r3, r2
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f901 	bl	800285e <HAL_SPI_TransmitReceive>
 800265c:	4603      	mov	r3, r0
 800265e:	e0fa      	b.n	8002856 <HAL_SPI_Receive+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_SPI_Receive+0x56>
 800266a:	2302      	movs	r3, #2
 800266c:	e0f3      	b.n	8002856 <HAL_SPI_Receive+0x23e>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002676:	f7fe fa4b 	bl	8000b10 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b01      	cmp	r3, #1
 8002686:	d002      	beq.n	800268e <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8002688:	2302      	movs	r3, #2
 800268a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800268c:	e0da      	b.n	8002844 <HAL_SPI_Receive+0x22c>
  }

  if ((pData == NULL) || (Size == 0U))
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d002      	beq.n	800269a <HAL_SPI_Receive+0x82>
 8002694:	88fb      	ldrh	r3, [r7, #6]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d102      	bne.n	80026a0 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800269e:	e0d1      	b.n	8002844 <HAL_SPI_Receive+0x22c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2204      	movs	r2, #4
 80026a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	88fa      	ldrh	r2, [r7, #6]
 80026b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	88fa      	ldrh	r2, [r7, #6]
 80026c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx FiFo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80026ea:	d908      	bls.n	80026fe <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthresold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026fa:	605a      	str	r2, [r3, #4]
 80026fc:	e007      	b.n	800270e <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthresold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800270c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002716:	d107      	bne.n	8002728 <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002726:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002732:	2b40      	cmp	r3, #64	; 0x40
 8002734:	d007      	beq.n	8002746 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002744:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800274e:	d860      	bhi.n	8002812 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002750:	e02c      	b.n	80027ac <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b01      	cmp	r3, #1
 800275e:	d113      	bne.n	8002788 <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	330c      	adds	r3, #12
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	b2da      	uxtb	r2, r3
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	3301      	adds	r3, #1
 8002772:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800277a:	b29b      	uxth	r3, r3
 800277c:	3b01      	subs	r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002786:	e011      	b.n	80027ac <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00b      	beq.n	80027a6 <HAL_SPI_Receive+0x18e>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002794:	d00a      	beq.n	80027ac <HAL_SPI_Receive+0x194>
 8002796:	f7fe f9bb 	bl	8000b10 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d802      	bhi.n	80027ac <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80027aa:	e04b      	b.n	8002844 <HAL_SPI_Receive+0x22c>
    while (hspi->RxXferCount > 0U)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1cc      	bne.n	8002752 <HAL_SPI_Receive+0x13a>
 80027b8:	e031      	b.n	800281e <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d112      	bne.n	80027ee <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	3302      	adds	r3, #2
 80027d8:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	3b01      	subs	r3, #1
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80027ec:	e011      	b.n	8002812 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00b      	beq.n	800280c <HAL_SPI_Receive+0x1f4>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027fa:	d00a      	beq.n	8002812 <HAL_SPI_Receive+0x1fa>
 80027fc:	f7fe f988 	bl	8000b10 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d802      	bhi.n	8002812 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002810:	e018      	b.n	8002844 <HAL_SPI_Receive+0x22c>
    while (hspi->RxXferCount > 0U)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002818:	b29b      	uxth	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1cd      	bne.n	80027ba <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	6839      	ldr	r1, [r7, #0]
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 faf3 	bl	8002e0e <SPI_EndRxTransaction>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d002      	beq.n	8002834 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2220      	movs	r2, #32
 8002832:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002838:	2b00      	cmp	r3, #0
 800283a:	d002      	beq.n	8002842 <HAL_SPI_Receive+0x22a>
  {
    errorcode = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	75fb      	strb	r3, [r7, #23]
 8002840:	e000      	b.n	8002844 <HAL_SPI_Receive+0x22c>
  }

error :
 8002842:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002854:	7dfb      	ldrb	r3, [r7, #23]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b08a      	sub	sp, #40	; 0x28
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800286c:	2300      	movs	r3, #0
 800286e:	61fb      	str	r3, [r7, #28]
 8002870:	2300      	movs	r3, #0
 8002872:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8002878:	2301      	movs	r3, #1
 800287a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002888:	2b01      	cmp	r3, #1
 800288a:	d101      	bne.n	8002890 <HAL_SPI_TransmitReceive+0x32>
 800288c:	2302      	movs	r3, #2
 800288e:	e1e2      	b.n	8002c56 <HAL_SPI_TransmitReceive+0x3f8>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002898:	f7fe f93a 	bl	8000b10 <HAL_GetTick>
 800289c:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d00e      	beq.n	80028d2 <HAL_SPI_TransmitReceive+0x74>
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028ba:	d106      	bne.n	80028ca <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d102      	bne.n	80028ca <HAL_SPI_TransmitReceive+0x6c>
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	d003      	beq.n	80028d2 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 80028ca:	2302      	movs	r3, #2
 80028cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80028d0:	e1b7      	b.n	8002c42 <HAL_SPI_TransmitReceive+0x3e4>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_SPI_TransmitReceive+0x86>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d002      	beq.n	80028e4 <HAL_SPI_TransmitReceive+0x86>
 80028de:	887b      	ldrh	r3, [r7, #2]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d103      	bne.n	80028ec <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80028ea:	e1aa      	b.n	8002c42 <HAL_SPI_TransmitReceive+0x3e4>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b04      	cmp	r3, #4
 80028f6:	d003      	beq.n	8002900 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2205      	movs	r2, #5
 80028fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	887a      	ldrh	r2, [r7, #2]
 8002910:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	887a      	ldrh	r2, [r7, #2]
 8002918:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	887a      	ldrh	r2, [r7, #2]
 8002926:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	887a      	ldrh	r2, [r7, #2]
 800292c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002942:	d805      	bhi.n	8002950 <HAL_SPI_TransmitReceive+0xf2>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800294a:	b29b      	uxth	r3, r3
 800294c:	2b01      	cmp	r3, #1
 800294e:	d908      	bls.n	8002962 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	e007      	b.n	8002972 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002970:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297c:	2b40      	cmp	r3, #64	; 0x40
 800297e:	d007      	beq.n	8002990 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800298e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002998:	d975      	bls.n	8002a86 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d004      	beq.n	80029ac <HAL_SPI_TransmitReceive+0x14e>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d160      	bne.n	8002a6e <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	881a      	ldrh	r2, [r3, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	3302      	adds	r3, #2
 80029ba:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029ca:	e050      	b.n	8002a6e <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d01c      	beq.n	8002a0c <HAL_SPI_TransmitReceive+0x1ae>
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d017      	beq.n	8002a0c <HAL_SPI_TransmitReceive+0x1ae>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d110      	bne.n	8002a0c <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	881a      	ldrh	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	3302      	adds	r3, #2
 80029f8:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d01a      	beq.n	8002a4e <HAL_SPI_TransmitReceive+0x1f0>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d113      	bne.n	8002a4e <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3302      	adds	r3, #2
 8002a36:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a54:	d00b      	beq.n	8002a6e <HAL_SPI_TransmitReceive+0x210>
 8002a56:	f7fe f85b 	bl	8000b10 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d803      	bhi.n	8002a6e <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002a6c:	e0e9      	b.n	8002c42 <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1a9      	bne.n	80029cc <HAL_SPI_TransmitReceive+0x16e>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1a3      	bne.n	80029cc <HAL_SPI_TransmitReceive+0x16e>
 8002a84:	e0c9      	b.n	8002c1a <HAL_SPI_TransmitReceive+0x3bc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d005      	beq.n	8002a9a <HAL_SPI_TransmitReceive+0x23c>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	f040 80b3 	bne.w	8002c00 <HAL_SPI_TransmitReceive+0x3a2>
    {
      if (hspi->TxXferCount > 1U)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d90f      	bls.n	8002ac4 <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	881a      	ldrh	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	3302      	adds	r3, #2
 8002ab2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	3b02      	subs	r3, #2
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ac2:	e09d      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	1c5a      	adds	r2, r3, #1
 8002ac8:	60ba      	str	r2, [r7, #8]
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	320c      	adds	r2, #12
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	3b01      	subs	r3, #1
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ae2:	e08d      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a2>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d031      	beq.n	8002b4e <HAL_SPI_TransmitReceive+0x2f0>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d02c      	beq.n	8002b4e <HAL_SPI_TransmitReceive+0x2f0>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d125      	bne.n	8002b4e <HAL_SPI_TransmitReceive+0x2f0>
      {
        if (hspi->TxXferCount > 1U)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d90f      	bls.n	8002b2c <HAL_SPI_TransmitReceive+0x2ce>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	881a      	ldrh	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	3302      	adds	r3, #2
 8002b1a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	3b02      	subs	r3, #2
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b2a:	e00e      	b.n	8002b4a <HAL_SPI_TransmitReceive+0x2ec>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	60ba      	str	r2, [r7, #8]
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	6812      	ldr	r2, [r2, #0]
 8002b36:	320c      	adds	r2, #12
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d042      	beq.n	8002be0 <HAL_SPI_TransmitReceive+0x382>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d13b      	bne.n	8002be0 <HAL_SPI_TransmitReceive+0x382>
      {
        if (hspi->RxXferCount > 1U)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d920      	bls.n	8002bb6 <HAL_SPI_TransmitReceive+0x358>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3302      	adds	r3, #2
 8002b84:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	3b02      	subs	r3, #2
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d81b      	bhi.n	8002bdc <HAL_SPI_TransmitReceive+0x37e>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002bb2:	605a      	str	r2, [r3, #4]
 8002bb4:	e012      	b.n	8002bdc <HAL_SPI_TransmitReceive+0x37e>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f103 020c 	add.w	r2, r3, #12
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	1c59      	adds	r1, r3, #1
 8002bc2:	6079      	str	r1, [r7, #4]
 8002bc4:	7812      	ldrb	r2, [r2, #0]
 8002bc6:	b2d2      	uxtb	r2, r2
 8002bc8:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be6:	d00b      	beq.n	8002c00 <HAL_SPI_TransmitReceive+0x3a2>
 8002be8:	f7fd ff92 	bl	8000b10 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d803      	bhi.n	8002c00 <HAL_SPI_TransmitReceive+0x3a2>
      {
        errorcode = HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002bfe:	e020      	b.n	8002c42 <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f47f af6c 	bne.w	8002ae4 <HAL_SPI_TransmitReceive+0x286>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f47f af65 	bne.w	8002ae4 <HAL_SPI_TransmitReceive+0x286>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 f94d 	bl	8002ebe <SPI_EndRxTxTransaction>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_SPI_TransmitReceive+0x3d2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c3e:	e000      	b.n	8002c42 <HAL_SPI_TransmitReceive+0x3e4>
  }

error :
 8002c40:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002c52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3728      	adds	r7, #40	; 0x28
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b084      	sub	sp, #16
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c6c:	e04c      	b.n	8002d08 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d048      	beq.n	8002d08 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002c7c:	f7fd ff48 	bl	8000b10 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d83d      	bhi.n	8002d08 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ca4:	d111      	bne.n	8002cca <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cae:	d004      	beq.n	8002cba <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb8:	d107      	bne.n	8002cca <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cd2:	d10f      	bne.n	8002cf4 <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cf2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e00e      	b.n	8002d26 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	4013      	ands	r3, r2
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d101      	bne.n	8002d1c <SPI_WaitFlagStateUntilTimeout+0xbe>
 8002d18:	2201      	movs	r2, #1
 8002d1a:	e000      	b.n	8002d1e <SPI_WaitFlagStateUntilTimeout+0xc0>
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d1a4      	bne.n	8002c6e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b086      	sub	sp, #24
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
 8002d3a:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8002d3c:	e05a      	b.n	8002df4 <SPI_WaitFifoStateUntilTimeout+0xc6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002d44:	d109      	bne.n	8002d5a <SPI_WaitFifoStateUntilTimeout+0x2c>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d106      	bne.n	8002d5a <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	330c      	adds	r3, #12
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002d58:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d60:	d048      	beq.n	8002df4 <SPI_WaitFifoStateUntilTimeout+0xc6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d007      	beq.n	8002d78 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8002d68:	f7fd fed2 	bl	8000b10 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	683a      	ldr	r2, [r7, #0]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d83d      	bhi.n	8002df4 <SPI_WaitFifoStateUntilTimeout+0xc6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d86:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d90:	d111      	bne.n	8002db6 <SPI_WaitFifoStateUntilTimeout+0x88>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d9a:	d004      	beq.n	8002da6 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002da4:	d107      	bne.n	8002db6 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002db4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dbe:	d10f      	bne.n	8002de0 <SPI_WaitFifoStateUntilTimeout+0xb2>
        {
          SPI_RESET_CRC(hspi);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dde:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e008      	b.n	8002e06 <SPI_WaitFifoStateUntilTimeout+0xd8>
  while ((hspi->Instance->SR & Fifo) != State)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d19c      	bne.n	8002d3e <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3718      	adds	r7, #24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af02      	add	r7, sp, #8
 8002e14:	60f8      	str	r0, [r7, #12]
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e22:	d111      	bne.n	8002e48 <SPI_EndRxTransaction+0x3a>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e2c:	d004      	beq.n	8002e38 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e36:	d107      	bne.n	8002e48 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e46:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	2180      	movs	r1, #128	; 0x80
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f7ff ff03 	bl	8002c5e <SPI_WaitFlagStateUntilTimeout>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d007      	beq.n	8002e6e <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e62:	f043 0220 	orr.w	r2, r3, #32
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e023      	b.n	8002eb6 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e76:	d11d      	bne.n	8002eb4 <SPI_EndRxTransaction+0xa6>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e80:	d004      	beq.n	8002e8c <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e8a:	d113      	bne.n	8002eb4 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f7ff ff48 	bl	8002d2e <SPI_WaitFifoStateUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea8:	f043 0220 	orr.w	r2, r3, #32
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e000      	b.n	8002eb6 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af02      	add	r7, sp, #8
 8002ec4:	60f8      	str	r0, [r7, #12]
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f7ff ff29 	bl	8002d2e <SPI_WaitFifoStateUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d007      	beq.n	8002ef2 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee6:	f043 0220 	orr.w	r2, r3, #32
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e027      	b.n	8002f42 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2180      	movs	r1, #128	; 0x80
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f7ff feae 	bl	8002c5e <SPI_WaitFlagStateUntilTimeout>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d007      	beq.n	8002f18 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f0c:	f043 0220 	orr.w	r2, r3, #32
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e014      	b.n	8002f42 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f7ff ff02 	bl	8002d2e <SPI_WaitFifoStateUntilTimeout>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f34:	f043 0220 	orr.w	r2, r3, #32
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e000      	b.n	8002f42 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b082      	sub	sp, #8
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e043      	b.n	8002fe4 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d106      	bne.n	8002f76 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f003 f8bb 	bl	80060ec <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2224      	movs	r2, #36	; 0x24
 8002f7a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0201 	bic.w	r2, r2, #1
 8002f8c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f82c 	bl	8002fec <UART_SetConfig>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e022      	b.n	8002fe4 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d002      	beq.n	8002fac <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f986 	bl	80032b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fca:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0201 	orr.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fa0d 	bl	80033fc <UART_CheckIdleState>
 8002fe2:	4603      	mov	r3, r0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002ff8:	2310      	movs	r3, #16
 8002ffa:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8003000:	2300      	movs	r3, #0
 8003002:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	431a      	orrs	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	4313      	orrs	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	4b9f      	ldr	r3, [pc, #636]	; (80032a4 <UART_SetConfig+0x2b8>)
 8003028:	4013      	ands	r3, r2
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	6812      	ldr	r2, [r2, #0]
 800302e:	68f9      	ldr	r1, [r7, #12]
 8003030:	430b      	orrs	r3, r1
 8003032:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699a      	ldr	r2, [r3, #24]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	4313      	orrs	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	430a      	orrs	r2, r1
 8003068:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a8e      	ldr	r2, [pc, #568]	; (80032a8 <UART_SetConfig+0x2bc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d121      	bne.n	80030b8 <UART_SetConfig+0xcc>
 8003074:	4b8d      	ldr	r3, [pc, #564]	; (80032ac <UART_SetConfig+0x2c0>)
 8003076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003078:	f003 0303 	and.w	r3, r3, #3
 800307c:	2b03      	cmp	r3, #3
 800307e:	d817      	bhi.n	80030b0 <UART_SetConfig+0xc4>
 8003080:	a201      	add	r2, pc, #4	; (adr r2, 8003088 <UART_SetConfig+0x9c>)
 8003082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003086:	bf00      	nop
 8003088:	08003099 	.word	0x08003099
 800308c:	080030a5 	.word	0x080030a5
 8003090:	080030ab 	.word	0x080030ab
 8003094:	0800309f 	.word	0x0800309f
 8003098:	2300      	movs	r3, #0
 800309a:	75fb      	strb	r3, [r7, #23]
 800309c:	e01e      	b.n	80030dc <UART_SetConfig+0xf0>
 800309e:	2302      	movs	r3, #2
 80030a0:	75fb      	strb	r3, [r7, #23]
 80030a2:	e01b      	b.n	80030dc <UART_SetConfig+0xf0>
 80030a4:	2304      	movs	r3, #4
 80030a6:	75fb      	strb	r3, [r7, #23]
 80030a8:	e018      	b.n	80030dc <UART_SetConfig+0xf0>
 80030aa:	2308      	movs	r3, #8
 80030ac:	75fb      	strb	r3, [r7, #23]
 80030ae:	e015      	b.n	80030dc <UART_SetConfig+0xf0>
 80030b0:	2310      	movs	r3, #16
 80030b2:	75fb      	strb	r3, [r7, #23]
 80030b4:	bf00      	nop
 80030b6:	e011      	b.n	80030dc <UART_SetConfig+0xf0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a7c      	ldr	r2, [pc, #496]	; (80032b0 <UART_SetConfig+0x2c4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d102      	bne.n	80030c8 <UART_SetConfig+0xdc>
 80030c2:	2300      	movs	r3, #0
 80030c4:	75fb      	strb	r3, [r7, #23]
 80030c6:	e009      	b.n	80030dc <UART_SetConfig+0xf0>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a79      	ldr	r2, [pc, #484]	; (80032b4 <UART_SetConfig+0x2c8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d102      	bne.n	80030d8 <UART_SetConfig+0xec>
 80030d2:	2300      	movs	r3, #0
 80030d4:	75fb      	strb	r3, [r7, #23]
 80030d6:	e001      	b.n	80030dc <UART_SetConfig+0xf0>
 80030d8:	2310      	movs	r3, #16
 80030da:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030e4:	d16f      	bne.n	80031c6 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 80030e6:	7dfb      	ldrb	r3, [r7, #23]
 80030e8:	2b08      	cmp	r3, #8
 80030ea:	d857      	bhi.n	800319c <UART_SetConfig+0x1b0>
 80030ec:	a201      	add	r2, pc, #4	; (adr r2, 80030f4 <UART_SetConfig+0x108>)
 80030ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f2:	bf00      	nop
 80030f4:	08003119 	.word	0x08003119
 80030f8:	08003135 	.word	0x08003135
 80030fc:	08003151 	.word	0x08003151
 8003100:	0800319d 	.word	0x0800319d
 8003104:	0800316b 	.word	0x0800316b
 8003108:	0800319d 	.word	0x0800319d
 800310c:	0800319d 	.word	0x0800319d
 8003110:	0800319d 	.word	0x0800319d
 8003114:	08003187 	.word	0x08003187
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003118:	f7ff f85a 	bl	80021d0 <HAL_RCC_GetPCLK1Freq>
 800311c:	4603      	mov	r3, r0
 800311e:	005a      	lsls	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	085b      	lsrs	r3, r3, #1
 8003126:	441a      	add	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003130:	82bb      	strh	r3, [r7, #20]
        break;
 8003132:	e036      	b.n	80031a2 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003134:	f7ff f86e 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 8003138:	4603      	mov	r3, r0
 800313a:	005a      	lsls	r2, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	085b      	lsrs	r3, r3, #1
 8003142:	441a      	add	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	fbb2 f3f3 	udiv	r3, r2, r3
 800314c:	82bb      	strh	r3, [r7, #20]
        break;
 800314e:	e028      	b.n	80031a2 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	085b      	lsrs	r3, r3, #1
 8003156:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800315a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6852      	ldr	r2, [r2, #4]
 8003162:	fbb3 f3f2 	udiv	r3, r3, r2
 8003166:	82bb      	strh	r3, [r7, #20]
        break;
 8003168:	e01b      	b.n	80031a2 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800316a:	f7fe ffbb 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 800316e:	4603      	mov	r3, r0
 8003170:	005a      	lsls	r2, r3, #1
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	085b      	lsrs	r3, r3, #1
 8003178:	441a      	add	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003182:	82bb      	strh	r3, [r7, #20]
        break;
 8003184:	e00d      	b.n	80031a2 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	82bb      	strh	r3, [r7, #20]
        break;
 800319a:	e002      	b.n	80031a2 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	74fb      	strb	r3, [r7, #19]
        break;
 80031a0:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80031a2:	8abb      	ldrh	r3, [r7, #20]
 80031a4:	f023 030f 	bic.w	r3, r3, #15
 80031a8:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031aa:	8abb      	ldrh	r3, [r7, #20]
 80031ac:	105b      	asrs	r3, r3, #1
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	897b      	ldrh	r3, [r7, #10]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	897a      	ldrh	r2, [r7, #10]
 80031c2:	60da      	str	r2, [r3, #12]
 80031c4:	e069      	b.n	800329a <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 80031c6:	7dfb      	ldrb	r3, [r7, #23]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d863      	bhi.n	8003294 <UART_SetConfig+0x2a8>
 80031cc:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <UART_SetConfig+0x1e8>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	080031f9 	.word	0x080031f9
 80031d8:	08003219 	.word	0x08003219
 80031dc:	08003239 	.word	0x08003239
 80031e0:	08003295 	.word	0x08003295
 80031e4:	08003259 	.word	0x08003259
 80031e8:	08003295 	.word	0x08003295
 80031ec:	08003295 	.word	0x08003295
 80031f0:	08003295 	.word	0x08003295
 80031f4:	08003279 	.word	0x08003279
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80031f8:	f7fe ffea 	bl	80021d0 <HAL_RCC_GetPCLK1Freq>
 80031fc:	4602      	mov	r2, r0
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	085b      	lsrs	r3, r3, #1
 8003204:	441a      	add	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	fbb2 f3f3 	udiv	r3, r2, r3
 800320e:	b29a      	uxth	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	60da      	str	r2, [r3, #12]
        break;
 8003216:	e040      	b.n	800329a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003218:	f7fe fffc 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 800321c:	4602      	mov	r2, r0
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	085b      	lsrs	r3, r3, #1
 8003224:	441a      	add	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	fbb2 f3f3 	udiv	r3, r2, r3
 800322e:	b29a      	uxth	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60da      	str	r2, [r3, #12]
        break;
 8003236:	e030      	b.n	800329a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	085b      	lsrs	r3, r3, #1
 800323e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003242:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6852      	ldr	r2, [r2, #4]
 800324a:	fbb3 f3f2 	udiv	r3, r3, r2
 800324e:	b29a      	uxth	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	60da      	str	r2, [r3, #12]
        break;
 8003256:	e020      	b.n	800329a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003258:	f7fe ff44 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 800325c:	4602      	mov	r2, r0
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	085b      	lsrs	r3, r3, #1
 8003264:	441a      	add	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	fbb2 f3f3 	udiv	r3, r2, r3
 800326e:	b29a      	uxth	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60da      	str	r2, [r3, #12]
        break;
 8003276:	e010      	b.n	800329a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	085b      	lsrs	r3, r3, #1
 800327e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	fbb2 f3f3 	udiv	r3, r2, r3
 800328a:	b29a      	uxth	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	60da      	str	r2, [r3, #12]
        break;
 8003292:	e002      	b.n	800329a <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	74fb      	strb	r3, [r7, #19]
        break;
 8003298:	bf00      	nop
    }
  }

  return ret;
 800329a:	7cfb      	ldrb	r3, [r7, #19]

}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	efff69f3 	.word	0xefff69f3
 80032a8:	40013800 	.word	0x40013800
 80032ac:	40021000 	.word	0x40021000
 80032b0:	40004400 	.word	0x40004400
 80032b4:	40004800 	.word	0x40004800

080032b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00a      	beq.n	80032e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00a      	beq.n	8003304 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	430a      	orrs	r2, r1
 8003302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00a      	beq.n	8003326 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00a      	beq.n	8003348 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	f003 0310 	and.w	r3, r3, #16
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00a      	beq.n	800336a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	430a      	orrs	r2, r1
 800338a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003394:	2b00      	cmp	r3, #0
 8003396:	d01a      	beq.n	80033ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033b6:	d10a      	bne.n	80033ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	605a      	str	r2, [r3, #4]
  }
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af02      	add	r7, sp, #8
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800340e:	f7fd fb7f 	bl	8000b10 <HAL_GetTick>
 8003412:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	2b08      	cmp	r3, #8
 8003420:	d10e      	bne.n	8003440 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003422:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f82c 	bl	800348e <UART_WaitOnFlagUntilTimeout>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e022      	b.n	8003486 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b04      	cmp	r3, #4
 800344c:	d10e      	bne.n	800346c <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800344e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 f816 	bl	800348e <UART_WaitOnFlagUntilTimeout>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e00c      	b.n	8003486 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b084      	sub	sp, #16
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	4613      	mov	r3, r2
 800349c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800349e:	e02c      	b.n	80034fa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a6:	d028      	beq.n	80034fa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d007      	beq.n	80034be <UART_WaitOnFlagUntilTimeout+0x30>
 80034ae:	f7fd fb2f 	bl	8000b10 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d21d      	bcs.n	80034fa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034cc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 0201 	bic.w	r2, r2, #1
 80034dc:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e00f      	b.n	800351a <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	69da      	ldr	r2, [r3, #28]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4013      	ands	r3, r2
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	429a      	cmp	r2, r3
 8003508:	bf0c      	ite	eq
 800350a:	2301      	moveq	r3, #1
 800350c:	2300      	movne	r3, #0
 800350e:	b2db      	uxtb	r3, r3
 8003510:	461a      	mov	r2, r3
 8003512:	79fb      	ldrb	r3, [r7, #7]
 8003514:	429a      	cmp	r2, r3
 8003516:	d0c3      	beq.n	80034a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003522:	b480      	push	{r7}
 8003524:	b085      	sub	sp, #20
 8003526:	af00      	add	r7, sp, #0
 8003528:	4603      	mov	r3, r0
 800352a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003530:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003534:	2b84      	cmp	r3, #132	; 0x84
 8003536:	d005      	beq.n	8003544 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003538:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4413      	add	r3, r2
 8003540:	3303      	adds	r3, #3
 8003542:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003544:	68fb      	ldr	r3, [r7, #12]
}
 8003546:	4618      	mov	r0, r3
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr

08003552 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003552:	b480      	push	{r7}
 8003554:	b083      	sub	sp, #12
 8003556:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003558:	f3ef 8305 	mrs	r3, IPSR
 800355c:	607b      	str	r3, [r7, #4]
  return(result);
 800355e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003560:	2b00      	cmp	r3, #0
 8003562:	bf14      	ite	ne
 8003564:	2301      	movne	r3, #1
 8003566:	2300      	moveq	r3, #0
 8003568:	b2db      	uxtb	r3, r3
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800357a:	f000 fff7 	bl	800456c <vTaskStartScheduler>
  
  return osOK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	bd80      	pop	{r7, pc}

08003584 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003586:	b087      	sub	sp, #28
 8003588:	af02      	add	r7, sp, #8
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685c      	ldr	r4, [r3, #4]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800359a:	b29e      	uxth	r6, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff ffbd 	bl	8003522 <makeFreeRtosPriority>
 80035a8:	4602      	mov	r2, r0
 80035aa:	f107 030c 	add.w	r3, r7, #12
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	9200      	str	r2, [sp, #0]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	4632      	mov	r2, r6
 80035b6:	4629      	mov	r1, r5
 80035b8:	4620      	mov	r0, r4
 80035ba:	f000 fe7a 	bl	80042b2 <xTaskCreate>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d001      	beq.n	80035c8 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80035c4:	2300      	movs	r3, #0
 80035c6:	e000      	b.n	80035ca <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80035c8:	68fb      	ldr	r3, [r7, #12]
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035d2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b084      	sub	sp, #16
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <osDelay+0x16>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	e000      	b.n	80035ea <osDelay+0x18>
 80035e8:	2301      	movs	r3, #1
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 ff8a 	bl	8004504 <vTaskDelay>
  
  return osOK;
 80035f0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b082      	sub	sp, #8
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8003602:	2001      	movs	r0, #1
 8003604:	f000 fa1a 	bl	8003a3c <xQueueCreateMutex>
 8003608:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 800360a:	4618      	mov	r0, r3
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
	...

08003614 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <osMutexWait+0x18>
    return osErrorParameter;
 8003628:	2380      	movs	r3, #128	; 0x80
 800362a:	e03c      	b.n	80036a6 <osMutexWait+0x92>
  }
  
  ticks = 0;
 800362c:	2300      	movs	r3, #0
 800362e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003636:	d103      	bne.n	8003640 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003638:	f04f 33ff 	mov.w	r3, #4294967295
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	e009      	b.n	8003654 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d006      	beq.n	8003654 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <osMutexWait+0x40>
      ticks = 1;
 8003650:	2301      	movs	r3, #1
 8003652:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003654:	f7ff ff7d 	bl	8003552 <inHandlerMode>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d017      	beq.n	800368e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800365e:	f107 0308 	add.w	r3, r7, #8
 8003662:	461a      	mov	r2, r3
 8003664:	2100      	movs	r1, #0
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 fc96 	bl	8003f98 <xQueueReceiveFromISR>
 800366c:	4603      	mov	r3, r0
 800366e:	2b01      	cmp	r3, #1
 8003670:	d001      	beq.n	8003676 <osMutexWait+0x62>
      return osErrorOS;
 8003672:	23ff      	movs	r3, #255	; 0xff
 8003674:	e017      	b.n	80036a6 <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <osMutexWait+0x90>
 800367c:	4b0c      	ldr	r3, [pc, #48]	; (80036b0 <osMutexWait+0x9c>)
 800367e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	f3bf 8f6f 	isb	sy
 800368c:	e00a      	b.n	80036a4 <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800368e:	2300      	movs	r3, #0
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	2100      	movs	r1, #0
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 fb6d 	bl	8003d74 <xQueueGenericReceive>
 800369a:	4603      	mov	r3, r0
 800369c:	2b01      	cmp	r3, #1
 800369e:	d001      	beq.n	80036a4 <osMutexWait+0x90>
    return osErrorOS;
 80036a0:	23ff      	movs	r3, #255	; 0xff
 80036a2:	e000      	b.n	80036a6 <osMutexWait+0x92>
  }
  
  return osOK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	e000ed04 	.word	0xe000ed04

080036b4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80036bc:	2300      	movs	r3, #0
 80036be:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80036c4:	f7ff ff45 	bl	8003552 <inHandlerMode>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d016      	beq.n	80036fc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80036ce:	f107 0308 	add.w	r3, r7, #8
 80036d2:	4619      	mov	r1, r3
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 fac3 	bl	8003c60 <xQueueGiveFromISR>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d001      	beq.n	80036e4 <osMutexRelease+0x30>
      return osErrorOS;
 80036e0:	23ff      	movs	r3, #255	; 0xff
 80036e2:	e017      	b.n	8003714 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d013      	beq.n	8003712 <osMutexRelease+0x5e>
 80036ea:	4b0c      	ldr	r3, [pc, #48]	; (800371c <osMutexRelease+0x68>)
 80036ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	f3bf 8f6f 	isb	sy
 80036fa:	e00a      	b.n	8003712 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80036fc:	2300      	movs	r3, #0
 80036fe:	2200      	movs	r2, #0
 8003700:	2100      	movs	r1, #0
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f9b2 	bl	8003a6c <xQueueGenericSend>
 8003708:	4603      	mov	r3, r0
 800370a:	2b01      	cmp	r3, #1
 800370c:	d001      	beq.n	8003712 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800370e:	23ff      	movs	r3, #255	; 0xff
 8003710:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003712:	68fb      	ldr	r3, [r7, #12]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	e000ed04 	.word	0xe000ed04

08003720 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f103 0208 	add.w	r2, r3, #8
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f04f 32ff 	mov.w	r2, #4294967295
 8003738:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f103 0208 	add.w	r2, r3, #8
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f103 0208 	add.w	r2, r3, #8
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800377a:	b480      	push	{r7}
 800377c:	b085      	sub	sp, #20
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
 8003782:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	1c5a      	adds	r2, r3, #1
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	601a      	str	r2, [r3, #0]
}
 80037b6:	bf00      	nop
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037c2:	b480      	push	{r7}
 80037c4:	b085      	sub	sp, #20
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
 80037ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d8:	d103      	bne.n	80037e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	60fb      	str	r3, [r7, #12]
 80037e0:	e00c      	b.n	80037fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3308      	adds	r3, #8
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	e002      	b.n	80037f0 <vListInsert+0x2e>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d2f6      	bcs.n	80037ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	1c5a      	adds	r2, r3, #1
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	601a      	str	r2, [r3, #0]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6892      	ldr	r2, [r2, #8]
 800384a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6852      	ldr	r2, [r2, #4]
 8003854:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	429a      	cmp	r2, r3
 800385e:	d103      	bne.n	8003868 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	1e5a      	subs	r2, r3, #1
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
}
 800387c:	4618      	mov	r0, r3
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d109      	bne.n	80038b0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800389c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a0:	f383 8811 	msr	BASEPRI, r3
 80038a4:	f3bf 8f6f 	isb	sy
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	60bb      	str	r3, [r7, #8]
 80038ae:	e7fe      	b.n	80038ae <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80038b0:	f001 fcd6 	bl	8005260 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038bc:	68f9      	ldr	r1, [r7, #12]
 80038be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80038c0:	fb01 f303 	mul.w	r3, r1, r3
 80038c4:	441a      	add	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e0:	3b01      	subs	r3, #1
 80038e2:	68f9      	ldr	r1, [r7, #12]
 80038e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80038e6:	fb01 f303 	mul.w	r3, r1, r3
 80038ea:	441a      	add	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	22ff      	movs	r2, #255	; 0xff
 80038f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	22ff      	movs	r2, #255	; 0xff
 80038fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d114      	bne.n	8003930 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d01a      	beq.n	8003944 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	3310      	adds	r3, #16
 8003912:	4618      	mov	r0, r3
 8003914:	f001 f854 	bl	80049c0 <xTaskRemoveFromEventList>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d012      	beq.n	8003944 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800391e:	4b0d      	ldr	r3, [pc, #52]	; (8003954 <xQueueGenericReset+0xcc>)
 8003920:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	f3bf 8f6f 	isb	sy
 800392e:	e009      	b.n	8003944 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	3310      	adds	r3, #16
 8003934:	4618      	mov	r0, r3
 8003936:	f7ff fef3 	bl	8003720 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	3324      	adds	r3, #36	; 0x24
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff feee 	bl	8003720 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003944:	f001 fcba 	bl	80052bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003948:	2301      	movs	r3, #1
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	e000ed04 	.word	0xe000ed04

08003958 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003958:	b580      	push	{r7, lr}
 800395a:	b08a      	sub	sp, #40	; 0x28
 800395c:	af02      	add	r7, sp, #8
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	4613      	mov	r3, r2
 8003964:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d109      	bne.n	8003980 <xQueueGenericCreate+0x28>
 800396c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	613b      	str	r3, [r7, #16]
 800397e:	e7fe      	b.n	800397e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d102      	bne.n	800398c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	e004      	b.n	8003996 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	fb02 f303 	mul.w	r3, r2, r3
 8003994:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3348      	adds	r3, #72	; 0x48
 800399a:	4618      	mov	r0, r3
 800399c:	f001 fd70 	bl	8005480 <pvPortMalloc>
 80039a0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00b      	beq.n	80039c0 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	3348      	adds	r3, #72	; 0x48
 80039ac:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039ae:	79fa      	ldrb	r2, [r7, #7]
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	4613      	mov	r3, r2
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f805 	bl	80039ca <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 80039c0:	69bb      	ldr	r3, [r7, #24]
	}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3720      	adds	r7, #32
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b084      	sub	sp, #16
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
 80039d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d103      	bne.n	80039e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	e002      	b.n	80039ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80039f8:	2101      	movs	r1, #1
 80039fa:	69b8      	ldr	r0, [r7, #24]
 80039fc:	f7ff ff44 	bl	8003888 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a00:	bf00      	nop
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00e      	beq.n	8003a34 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003a28:	2300      	movs	r3, #0
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f81c 	bl	8003a6c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003a46:	2301      	movs	r3, #1
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	461a      	mov	r2, r3
 8003a52:	6939      	ldr	r1, [r7, #16]
 8003a54:	6978      	ldr	r0, [r7, #20]
 8003a56:	f7ff ff7f 	bl	8003958 <xQueueGenericCreate>
 8003a5a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f7ff ffd3 	bl	8003a08 <prvInitialiseMutex>

		return pxNewQueue;
 8003a62:	68fb      	ldr	r3, [r7, #12]
	}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3718      	adds	r7, #24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08e      	sub	sp, #56	; 0x38
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d109      	bne.n	8003a9c <xQueueGenericSend+0x30>
 8003a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a8c:	f383 8811 	msr	BASEPRI, r3
 8003a90:	f3bf 8f6f 	isb	sy
 8003a94:	f3bf 8f4f 	dsb	sy
 8003a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a9a:	e7fe      	b.n	8003a9a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d103      	bne.n	8003aaa <xQueueGenericSend+0x3e>
 8003aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <xQueueGenericSend+0x42>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e000      	b.n	8003ab0 <xQueueGenericSend+0x44>
 8003aae:	2300      	movs	r3, #0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d109      	bne.n	8003ac8 <xQueueGenericSend+0x5c>
 8003ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab8:	f383 8811 	msr	BASEPRI, r3
 8003abc:	f3bf 8f6f 	isb	sy
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ac6:	e7fe      	b.n	8003ac6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d103      	bne.n	8003ad6 <xQueueGenericSend+0x6a>
 8003ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d101      	bne.n	8003ada <xQueueGenericSend+0x6e>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <xQueueGenericSend+0x70>
 8003ada:	2300      	movs	r3, #0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d109      	bne.n	8003af4 <xQueueGenericSend+0x88>
 8003ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae4:	f383 8811 	msr	BASEPRI, r3
 8003ae8:	f3bf 8f6f 	isb	sy
 8003aec:	f3bf 8f4f 	dsb	sy
 8003af0:	623b      	str	r3, [r7, #32]
 8003af2:	e7fe      	b.n	8003af2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003af4:	f001 f91e 	bl	8004d34 <xTaskGetSchedulerState>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d102      	bne.n	8003b04 <xQueueGenericSend+0x98>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <xQueueGenericSend+0x9c>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <xQueueGenericSend+0x9e>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d109      	bne.n	8003b22 <xQueueGenericSend+0xb6>
 8003b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b12:	f383 8811 	msr	BASEPRI, r3
 8003b16:	f3bf 8f6f 	isb	sy
 8003b1a:	f3bf 8f4f 	dsb	sy
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	e7fe      	b.n	8003b20 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b22:	f001 fb9d 	bl	8005260 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d302      	bcc.n	8003b38 <xQueueGenericSend+0xcc>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d129      	bne.n	8003b8c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	68b9      	ldr	r1, [r7, #8]
 8003b3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b3e:	f000 faa8 	bl	8004092 <prvCopyDataToQueue>
 8003b42:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d010      	beq.n	8003b6e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4e:	3324      	adds	r3, #36	; 0x24
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 ff35 	bl	80049c0 <xTaskRemoveFromEventList>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d013      	beq.n	8003b84 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003b5c:	4b3f      	ldr	r3, [pc, #252]	; (8003c5c <xQueueGenericSend+0x1f0>)
 8003b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	f3bf 8f4f 	dsb	sy
 8003b68:	f3bf 8f6f 	isb	sy
 8003b6c:	e00a      	b.n	8003b84 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d007      	beq.n	8003b84 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003b74:	4b39      	ldr	r3, [pc, #228]	; (8003c5c <xQueueGenericSend+0x1f0>)
 8003b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	f3bf 8f4f 	dsb	sy
 8003b80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003b84:	f001 fb9a 	bl	80052bc <vPortExitCritical>
				return pdPASS;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e063      	b.n	8003c54 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d103      	bne.n	8003b9a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b92:	f001 fb93 	bl	80052bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e05c      	b.n	8003c54 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d106      	bne.n	8003bae <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8003ba0:	f107 0314 	add.w	r3, r7, #20
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 ff6d 	bl	8004a84 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003baa:	2301      	movs	r3, #1
 8003bac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003bae:	f001 fb85 	bl	80052bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003bb2:	f000 fd21 	bl	80045f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003bb6:	f001 fb53 	bl	8005260 <vPortEnterCritical>
 8003bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003bc0:	b25b      	sxtb	r3, r3
 8003bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc6:	d103      	bne.n	8003bd0 <xQueueGenericSend+0x164>
 8003bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bd6:	b25b      	sxtb	r3, r3
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bdc:	d103      	bne.n	8003be6 <xQueueGenericSend+0x17a>
 8003bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003be6:	f001 fb69 	bl	80052bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003bea:	1d3a      	adds	r2, r7, #4
 8003bec:	f107 0314 	add.w	r3, r7, #20
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f000 ff6a 	bl	8004acc <xTaskCheckForTimeOut>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d124      	bne.n	8003c48 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003bfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c00:	f000 fb3f 	bl	8004282 <prvIsQueueFull>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d018      	beq.n	8003c3c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c0c:	3310      	adds	r3, #16
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	4611      	mov	r1, r2
 8003c12:	4618      	mov	r0, r3
 8003c14:	f000 feb0 	bl	8004978 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003c18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c1a:	f000 faca 	bl	80041b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003c1e:	f000 fcf9 	bl	8004614 <xTaskResumeAll>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f47f af7c 	bne.w	8003b22 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003c2a:	4b0c      	ldr	r3, [pc, #48]	; (8003c5c <xQueueGenericSend+0x1f0>)
 8003c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	f3bf 8f4f 	dsb	sy
 8003c36:	f3bf 8f6f 	isb	sy
 8003c3a:	e772      	b.n	8003b22 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003c3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c3e:	f000 fab8 	bl	80041b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c42:	f000 fce7 	bl	8004614 <xTaskResumeAll>
 8003c46:	e76c      	b.n	8003b22 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003c48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c4a:	f000 fab2 	bl	80041b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c4e:	f000 fce1 	bl	8004614 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003c52:	2300      	movs	r3, #0
		}
	}
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3738      	adds	r7, #56	; 0x38
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	e000ed04 	.word	0xe000ed04

08003c60 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08e      	sub	sp, #56	; 0x38
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d109      	bne.n	8003c88 <xQueueGiveFromISR+0x28>
 8003c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c78:	f383 8811 	msr	BASEPRI, r3
 8003c7c:	f3bf 8f6f 	isb	sy
 8003c80:	f3bf 8f4f 	dsb	sy
 8003c84:	623b      	str	r3, [r7, #32]
 8003c86:	e7fe      	b.n	8003c86 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d009      	beq.n	8003ca4 <xQueueGiveFromISR+0x44>
 8003c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c94:	f383 8811 	msr	BASEPRI, r3
 8003c98:	f3bf 8f6f 	isb	sy
 8003c9c:	f3bf 8f4f 	dsb	sy
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	e7fe      	b.n	8003ca2 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d103      	bne.n	8003cb4 <xQueueGiveFromISR+0x54>
 8003cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <xQueueGiveFromISR+0x58>
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e000      	b.n	8003cba <xQueueGiveFromISR+0x5a>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d109      	bne.n	8003cd2 <xQueueGiveFromISR+0x72>
 8003cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc2:	f383 8811 	msr	BASEPRI, r3
 8003cc6:	f3bf 8f6f 	isb	sy
 8003cca:	f3bf 8f4f 	dsb	sy
 8003cce:	61bb      	str	r3, [r7, #24]
 8003cd0:	e7fe      	b.n	8003cd0 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003cd2:	f001 fb97 	bl	8005404 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003cd6:	f3ef 8211 	mrs	r2, BASEPRI
 8003cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cde:	f383 8811 	msr	BASEPRI, r3
 8003ce2:	f3bf 8f6f 	isb	sy
 8003ce6:	f3bf 8f4f 	dsb	sy
 8003cea:	617a      	str	r2, [r7, #20]
 8003cec:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003cee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d22b      	bcs.n	8003d5a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8003d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d12:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003d14:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1c:	d112      	bne.n	8003d44 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d016      	beq.n	8003d54 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d28:	3324      	adds	r3, #36	; 0x24
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 fe48 	bl	80049c0 <xTaskRemoveFromEventList>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00e      	beq.n	8003d54 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00b      	beq.n	8003d54 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e007      	b.n	8003d54 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003d44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d48:	3301      	adds	r3, #1
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	b25a      	sxtb	r2, r3
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003d54:	2301      	movs	r3, #1
 8003d56:	637b      	str	r3, [r7, #52]	; 0x34
 8003d58:	e001      	b.n	8003d5e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d60:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3738      	adds	r7, #56	; 0x38
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08e      	sub	sp, #56	; 0x38
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003d82:	2300      	movs	r3, #0
 8003d84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d109      	bne.n	8003da4 <xQueueGenericReceive+0x30>
	__asm volatile
 8003d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d94:	f383 8811 	msr	BASEPRI, r3
 8003d98:	f3bf 8f6f 	isb	sy
 8003d9c:	f3bf 8f4f 	dsb	sy
 8003da0:	627b      	str	r3, [r7, #36]	; 0x24
 8003da2:	e7fe      	b.n	8003da2 <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d103      	bne.n	8003db2 <xQueueGenericReceive+0x3e>
 8003daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <xQueueGenericReceive+0x42>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <xQueueGenericReceive+0x44>
 8003db6:	2300      	movs	r3, #0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d109      	bne.n	8003dd0 <xQueueGenericReceive+0x5c>
 8003dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc0:	f383 8811 	msr	BASEPRI, r3
 8003dc4:	f3bf 8f6f 	isb	sy
 8003dc8:	f3bf 8f4f 	dsb	sy
 8003dcc:	623b      	str	r3, [r7, #32]
 8003dce:	e7fe      	b.n	8003dce <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dd0:	f000 ffb0 	bl	8004d34 <xTaskGetSchedulerState>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d102      	bne.n	8003de0 <xQueueGenericReceive+0x6c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d101      	bne.n	8003de4 <xQueueGenericReceive+0x70>
 8003de0:	2301      	movs	r3, #1
 8003de2:	e000      	b.n	8003de6 <xQueueGenericReceive+0x72>
 8003de4:	2300      	movs	r3, #0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <xQueueGenericReceive+0x8a>
 8003dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dee:	f383 8811 	msr	BASEPRI, r3
 8003df2:	f3bf 8f6f 	isb	sy
 8003df6:	f3bf 8f4f 	dsb	sy
 8003dfa:	61fb      	str	r3, [r7, #28]
 8003dfc:	e7fe      	b.n	8003dfc <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003dfe:	f001 fa2f 	bl	8005260 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e06:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d046      	beq.n	8003e9c <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8003e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e18:	f000 f9a5 	bl	8004166 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d121      	bne.n	8003e66 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8003e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e24:	1e5a      	subs	r2, r3, #1
 8003e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e28:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d104      	bne.n	8003e3c <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8003e32:	f001 f897 	bl	8004f64 <pvTaskIncrementMutexHeldCount>
 8003e36:	4602      	mov	r2, r0
 8003e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3a:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d027      	beq.n	8003e94 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e46:	3310      	adds	r3, #16
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 fdb9 	bl	80049c0 <xTaskRemoveFromEventList>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d01f      	beq.n	8003e94 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8003e54:	4b4f      	ldr	r3, [pc, #316]	; (8003f94 <xQueueGenericReceive+0x220>)
 8003e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	e016      	b.n	8003e94 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8003e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e6a:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00f      	beq.n	8003e94 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e76:	3324      	adds	r3, #36	; 0x24
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 fda1 	bl	80049c0 <xTaskRemoveFromEventList>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d007      	beq.n	8003e94 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e84:	4b43      	ldr	r3, [pc, #268]	; (8003f94 <xQueueGenericReceive+0x220>)
 8003e86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8003e94:	f001 fa12 	bl	80052bc <vPortExitCritical>
				return pdPASS;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e077      	b.n	8003f8c <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d103      	bne.n	8003eaa <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003ea2:	f001 fa0b 	bl	80052bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	e070      	b.n	8003f8c <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d106      	bne.n	8003ebe <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8003eb0:	f107 0314 	add.w	r3, r7, #20
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fde5 	bl	8004a84 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ebe:	f001 f9fd 	bl	80052bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ec2:	f000 fb99 	bl	80045f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ec6:	f001 f9cb 	bl	8005260 <vPortEnterCritical>
 8003eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ecc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ed0:	b25b      	sxtb	r3, r3
 8003ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed6:	d103      	bne.n	8003ee0 <xQueueGenericReceive+0x16c>
 8003ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ee6:	b25b      	sxtb	r3, r3
 8003ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eec:	d103      	bne.n	8003ef6 <xQueueGenericReceive+0x182>
 8003eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ef6:	f001 f9e1 	bl	80052bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003efa:	1d3a      	adds	r2, r7, #4
 8003efc:	f107 0314 	add.w	r3, r7, #20
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 fde2 	bl	8004acc <xTaskCheckForTimeOut>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d131      	bne.n	8003f72 <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f10:	f000 f9a1 	bl	8004256 <prvIsQueueEmpty>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d025      	beq.n	8003f66 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d108      	bne.n	8003f34 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 8003f22:	f001 f99d 	bl	8005260 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8003f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 ff20 	bl	8004d70 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8003f30:	f001 f9c4 	bl	80052bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	3324      	adds	r3, #36	; 0x24
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f000 fd1b 	bl	8004978 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003f42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f44:	f000 f935 	bl	80041b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003f48:	f000 fb64 	bl	8004614 <xTaskResumeAll>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f47f af55 	bne.w	8003dfe <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8003f54:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <xQueueGenericReceive+0x220>)
 8003f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	f3bf 8f4f 	dsb	sy
 8003f60:	f3bf 8f6f 	isb	sy
 8003f64:	e74b      	b.n	8003dfe <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003f66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f68:	f000 f923 	bl	80041b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f6c:	f000 fb52 	bl	8004614 <xTaskResumeAll>
 8003f70:	e745      	b.n	8003dfe <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8003f72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f74:	f000 f91d 	bl	80041b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f78:	f000 fb4c 	bl	8004614 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f7e:	f000 f96a 	bl	8004256 <prvIsQueueEmpty>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f43f af3a 	beq.w	8003dfe <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003f8a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3738      	adds	r7, #56	; 0x38
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	e000ed04 	.word	0xe000ed04

08003f98 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08e      	sub	sp, #56	; 0x38
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <xQueueReceiveFromISR+0x2a>
 8003fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb2:	f383 8811 	msr	BASEPRI, r3
 8003fb6:	f3bf 8f6f 	isb	sy
 8003fba:	f3bf 8f4f 	dsb	sy
 8003fbe:	623b      	str	r3, [r7, #32]
 8003fc0:	e7fe      	b.n	8003fc0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d103      	bne.n	8003fd0 <xQueueReceiveFromISR+0x38>
 8003fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <xQueueReceiveFromISR+0x3c>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <xQueueReceiveFromISR+0x3e>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <xQueueReceiveFromISR+0x56>
 8003fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	61fb      	str	r3, [r7, #28]
 8003fec:	e7fe      	b.n	8003fec <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fee:	f001 fa09 	bl	8005404 <vPortValidateInterruptPriority>
	__asm volatile
 8003ff2:	f3ef 8211 	mrs	r2, BASEPRI
 8003ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffa:	f383 8811 	msr	BASEPRI, r3
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	f3bf 8f4f 	dsb	sy
 8004006:	61ba      	str	r2, [r7, #24]
 8004008:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800400a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800400c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800400e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004012:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004016:	2b00      	cmp	r3, #0
 8004018:	d02f      	beq.n	800407a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800401a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004020:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004028:	f000 f89d 	bl	8004166 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800402c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402e:	1e5a      	subs	r2, r3, #1
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004034:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403c:	d112      	bne.n	8004064 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800403e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d016      	beq.n	8004074 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004048:	3310      	adds	r3, #16
 800404a:	4618      	mov	r0, r3
 800404c:	f000 fcb8 	bl	80049c0 <xTaskRemoveFromEventList>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00e      	beq.n	8004074 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00b      	beq.n	8004074 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	e007      	b.n	8004074 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004068:	3301      	adds	r3, #1
 800406a:	b2db      	uxtb	r3, r3
 800406c:	b25a      	sxtb	r2, r3
 800406e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004074:	2301      	movs	r3, #1
 8004076:	637b      	str	r3, [r7, #52]	; 0x34
 8004078:	e001      	b.n	800407e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800407a:	2300      	movs	r3, #0
 800407c:	637b      	str	r3, [r7, #52]	; 0x34
 800407e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004080:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800408a:	4618      	mov	r0, r3
 800408c:	3738      	adds	r7, #56	; 0x38
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b086      	sub	sp, #24
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10d      	bne.n	80040cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d14d      	bne.n	8004154 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 fecd 	bl	8004e5c <xTaskPriorityDisinherit>
 80040c2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	e043      	b.n	8004154 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d119      	bne.n	8004106 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6898      	ldr	r0, [r3, #8]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	461a      	mov	r2, r3
 80040dc:	68b9      	ldr	r1, [r7, #8]
 80040de:	f002 fa39 	bl	8006554 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	689a      	ldr	r2, [r3, #8]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	441a      	add	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d32b      	bcc.n	8004154 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	609a      	str	r2, [r3, #8]
 8004104:	e026      	b.n	8004154 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	68d8      	ldr	r0, [r3, #12]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410e:	461a      	mov	r2, r3
 8004110:	68b9      	ldr	r1, [r7, #8]
 8004112:	f002 fa1f 	bl	8006554 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	68da      	ldr	r2, [r3, #12]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	425b      	negs	r3, r3
 8004120:	441a      	add	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d207      	bcs.n	8004142 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	685a      	ldr	r2, [r3, #4]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	425b      	negs	r3, r3
 800413c:	441a      	add	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d105      	bne.n	8004154 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	3b01      	subs	r3, #1
 8004152:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800415c:	697b      	ldr	r3, [r7, #20]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b082      	sub	sp, #8
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	2b00      	cmp	r3, #0
 8004176:	d018      	beq.n	80041aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	441a      	add	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	429a      	cmp	r2, r3
 8004190:	d303      	bcc.n	800419a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68d9      	ldr	r1, [r3, #12]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	461a      	mov	r2, r3
 80041a4:	6838      	ldr	r0, [r7, #0]
 80041a6:	f002 f9d5 	bl	8006554 <memcpy>
	}
}
 80041aa:	bf00      	nop
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80041ba:	f001 f851 	bl	8005260 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041c6:	e011      	b.n	80041ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d012      	beq.n	80041f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3324      	adds	r3, #36	; 0x24
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 fbf3 	bl	80049c0 <xTaskRemoveFromEventList>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d001      	beq.n	80041e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80041e0:	f000 fcd2 	bl	8004b88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	dce9      	bgt.n	80041c8 <prvUnlockQueue+0x16>
 80041f4:	e000      	b.n	80041f8 <prvUnlockQueue+0x46>
					break;
 80041f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	22ff      	movs	r2, #255	; 0xff
 80041fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004200:	f001 f85c 	bl	80052bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004204:	f001 f82c 	bl	8005260 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800420e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004210:	e011      	b.n	8004236 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d012      	beq.n	8004240 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3310      	adds	r3, #16
 800421e:	4618      	mov	r0, r3
 8004220:	f000 fbce 	bl	80049c0 <xTaskRemoveFromEventList>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800422a:	f000 fcad 	bl	8004b88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800422e:	7bbb      	ldrb	r3, [r7, #14]
 8004230:	3b01      	subs	r3, #1
 8004232:	b2db      	uxtb	r3, r3
 8004234:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004236:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800423a:	2b00      	cmp	r3, #0
 800423c:	dce9      	bgt.n	8004212 <prvUnlockQueue+0x60>
 800423e:	e000      	b.n	8004242 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004240:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	22ff      	movs	r2, #255	; 0xff
 8004246:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800424a:	f001 f837 	bl	80052bc <vPortExitCritical>
}
 800424e:	bf00      	nop
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b084      	sub	sp, #16
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800425e:	f000 ffff 	bl	8005260 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800426a:	2301      	movs	r3, #1
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	e001      	b.n	8004274 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004270:	2300      	movs	r3, #0
 8004272:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004274:	f001 f822 	bl	80052bc <vPortExitCritical>

	return xReturn;
 8004278:	68fb      	ldr	r3, [r7, #12]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b084      	sub	sp, #16
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800428a:	f000 ffe9 	bl	8005260 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004296:	429a      	cmp	r2, r3
 8004298:	d102      	bne.n	80042a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800429a:	2301      	movs	r3, #1
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	e001      	b.n	80042a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80042a0:	2300      	movs	r3, #0
 80042a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80042a4:	f001 f80a 	bl	80052bc <vPortExitCritical>

	return xReturn;
 80042a8:	68fb      	ldr	r3, [r7, #12]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b08c      	sub	sp, #48	; 0x30
 80042b6:	af04      	add	r7, sp, #16
 80042b8:	60f8      	str	r0, [r7, #12]
 80042ba:	60b9      	str	r1, [r7, #8]
 80042bc:	603b      	str	r3, [r7, #0]
 80042be:	4613      	mov	r3, r2
 80042c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4618      	mov	r0, r3
 80042c8:	f001 f8da 	bl	8005480 <pvPortMalloc>
 80042cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00e      	beq.n	80042f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80042d4:	2054      	movs	r0, #84	; 0x54
 80042d6:	f001 f8d3 	bl	8005480 <pvPortMalloc>
 80042da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	631a      	str	r2, [r3, #48]	; 0x30
 80042e8:	e005      	b.n	80042f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042ea:	6978      	ldr	r0, [r7, #20]
 80042ec:	f001 f98a 	bl	8005604 <vPortFree>
 80042f0:	e001      	b.n	80042f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d013      	beq.n	8004324 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80042fc:	88fa      	ldrh	r2, [r7, #6]
 80042fe:	2300      	movs	r3, #0
 8004300:	9303      	str	r3, [sp, #12]
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	9302      	str	r3, [sp, #8]
 8004306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004308:	9301      	str	r3, [sp, #4]
 800430a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430c:	9300      	str	r3, [sp, #0]
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68b9      	ldr	r1, [r7, #8]
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 f80e 	bl	8004334 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004318:	69f8      	ldr	r0, [r7, #28]
 800431a:	f000 f889 	bl	8004430 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800431e:	2301      	movs	r3, #1
 8004320:	61bb      	str	r3, [r7, #24]
 8004322:	e002      	b.n	800432a <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004324:	f04f 33ff 	mov.w	r3, #4294967295
 8004328:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800432a:	69bb      	ldr	r3, [r7, #24]
	}
 800432c:	4618      	mov	r0, r3
 800432e:	3720      	adds	r7, #32
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b088      	sub	sp, #32
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800434c:	3b01      	subs	r3, #1
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	f023 0307 	bic.w	r3, r3, #7
 800435a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	f003 0307 	and.w	r3, r3, #7
 8004362:	2b00      	cmp	r3, #0
 8004364:	d009      	beq.n	800437a <prvInitialiseNewTask+0x46>
	__asm volatile
 8004366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e7fe      	b.n	8004378 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800437a:	2300      	movs	r3, #0
 800437c:	61fb      	str	r3, [r7, #28]
 800437e:	e012      	b.n	80043a6 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	4413      	add	r3, r2
 8004386:	7819      	ldrb	r1, [r3, #0]
 8004388:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	4413      	add	r3, r2
 800438e:	3334      	adds	r3, #52	; 0x34
 8004390:	460a      	mov	r2, r1
 8004392:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	4413      	add	r3, r2
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d006      	beq.n	80043ae <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	3301      	adds	r3, #1
 80043a4:	61fb      	str	r3, [r7, #28]
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	2b0f      	cmp	r3, #15
 80043aa:	d9e9      	bls.n	8004380 <prvInitialiseNewTask+0x4c>
 80043ac:	e000      	b.n	80043b0 <prvInitialiseNewTask+0x7c>
		{
			break;
 80043ae:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ba:	2b06      	cmp	r3, #6
 80043bc:	d901      	bls.n	80043c2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043be:	2306      	movs	r3, #6
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043c6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80043c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80043ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d0:	2200      	movs	r2, #0
 80043d2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d6:	3304      	adds	r3, #4
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff f9c1 	bl	8003760 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e0:	3318      	adds	r3, #24
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff f9bc 	bl	8003760 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f0:	f1c3 0207 	rsb	r2, r3, #7
 80043f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043fc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80043fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004400:	2200      	movs	r2, #0
 8004402:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	68f9      	ldr	r1, [r7, #12]
 8004410:	69b8      	ldr	r0, [r7, #24]
 8004412:	f000 fe21 	bl	8005058 <pxPortInitialiseStack>
 8004416:	4602      	mov	r2, r0
 8004418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800441a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800441c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004426:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004428:	bf00      	nop
 800442a:	3720      	adds	r7, #32
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004438:	f000 ff12 	bl	8005260 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800443c:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <prvAddNewTaskToReadyList+0xb8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3301      	adds	r3, #1
 8004442:	4a29      	ldr	r2, [pc, #164]	; (80044e8 <prvAddNewTaskToReadyList+0xb8>)
 8004444:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004446:	4b29      	ldr	r3, [pc, #164]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d109      	bne.n	8004462 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800444e:	4a27      	ldr	r2, [pc, #156]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004454:	4b24      	ldr	r3, [pc, #144]	; (80044e8 <prvAddNewTaskToReadyList+0xb8>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d110      	bne.n	800447e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800445c:	f000 fbb8 	bl	8004bd0 <prvInitialiseTaskLists>
 8004460:	e00d      	b.n	800447e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004462:	4b23      	ldr	r3, [pc, #140]	; (80044f0 <prvAddNewTaskToReadyList+0xc0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d109      	bne.n	800447e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800446a:	4b20      	ldr	r3, [pc, #128]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004474:	429a      	cmp	r2, r3
 8004476:	d802      	bhi.n	800447e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004478:	4a1c      	ldr	r2, [pc, #112]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800447e:	4b1d      	ldr	r3, [pc, #116]	; (80044f4 <prvAddNewTaskToReadyList+0xc4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3301      	adds	r3, #1
 8004484:	4a1b      	ldr	r2, [pc, #108]	; (80044f4 <prvAddNewTaskToReadyList+0xc4>)
 8004486:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	2201      	movs	r2, #1
 800448e:	409a      	lsls	r2, r3
 8004490:	4b19      	ldr	r3, [pc, #100]	; (80044f8 <prvAddNewTaskToReadyList+0xc8>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4313      	orrs	r3, r2
 8004496:	4a18      	ldr	r2, [pc, #96]	; (80044f8 <prvAddNewTaskToReadyList+0xc8>)
 8004498:	6013      	str	r3, [r2, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800449e:	4613      	mov	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4a15      	ldr	r2, [pc, #84]	; (80044fc <prvAddNewTaskToReadyList+0xcc>)
 80044a8:	441a      	add	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	4619      	mov	r1, r3
 80044b0:	4610      	mov	r0, r2
 80044b2:	f7ff f962 	bl	800377a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80044b6:	f000 ff01 	bl	80052bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80044ba:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <prvAddNewTaskToReadyList+0xc0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00e      	beq.n	80044e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044c2:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d207      	bcs.n	80044e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <prvAddNewTaskToReadyList+0xd0>)
 80044d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	20000190 	.word	0x20000190
 80044ec:	20000090 	.word	0x20000090
 80044f0:	2000019c 	.word	0x2000019c
 80044f4:	200001ac 	.word	0x200001ac
 80044f8:	20000198 	.word	0x20000198
 80044fc:	20000094 	.word	0x20000094
 8004500:	e000ed04 	.word	0xe000ed04

08004504 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d016      	beq.n	8004544 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004516:	4b13      	ldr	r3, [pc, #76]	; (8004564 <vTaskDelay+0x60>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <vTaskDelay+0x2e>
 800451e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004522:	f383 8811 	msr	BASEPRI, r3
 8004526:	f3bf 8f6f 	isb	sy
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	60bb      	str	r3, [r7, #8]
 8004530:	e7fe      	b.n	8004530 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004532:	f000 f861 	bl	80045f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004536:	2100      	movs	r1, #0
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 fd27 	bl	8004f8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800453e:	f000 f869 	bl	8004614 <xTaskResumeAll>
 8004542:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d107      	bne.n	800455a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800454a:	4b07      	ldr	r3, [pc, #28]	; (8004568 <vTaskDelay+0x64>)
 800454c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	200001b8 	.word	0x200001b8
 8004568:	e000ed04 	.word	0xe000ed04

0800456c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004572:	4b1b      	ldr	r3, [pc, #108]	; (80045e0 <vTaskStartScheduler+0x74>)
 8004574:	9301      	str	r3, [sp, #4]
 8004576:	2300      	movs	r3, #0
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	2300      	movs	r3, #0
 800457c:	2280      	movs	r2, #128	; 0x80
 800457e:	4919      	ldr	r1, [pc, #100]	; (80045e4 <vTaskStartScheduler+0x78>)
 8004580:	4819      	ldr	r0, [pc, #100]	; (80045e8 <vTaskStartScheduler+0x7c>)
 8004582:	f7ff fe96 	bl	80042b2 <xTaskCreate>
 8004586:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d115      	bne.n	80045ba <vTaskStartScheduler+0x4e>
 800458e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80045a0:	4b12      	ldr	r3, [pc, #72]	; (80045ec <vTaskStartScheduler+0x80>)
 80045a2:	f04f 32ff 	mov.w	r2, #4294967295
 80045a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80045a8:	4b11      	ldr	r3, [pc, #68]	; (80045f0 <vTaskStartScheduler+0x84>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80045ae:	4b11      	ldr	r3, [pc, #68]	; (80045f4 <vTaskStartScheduler+0x88>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80045b4:	f000 fdc8 	bl	8005148 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80045b8:	e00d      	b.n	80045d6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c0:	d109      	bne.n	80045d6 <vTaskStartScheduler+0x6a>
 80045c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c6:	f383 8811 	msr	BASEPRI, r3
 80045ca:	f3bf 8f6f 	isb	sy
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	607b      	str	r3, [r7, #4]
 80045d4:	e7fe      	b.n	80045d4 <vTaskStartScheduler+0x68>
}
 80045d6:	bf00      	nop
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	200001b4 	.word	0x200001b4
 80045e4:	08006d8c 	.word	0x08006d8c
 80045e8:	08004ba1 	.word	0x08004ba1
 80045ec:	200001b0 	.word	0x200001b0
 80045f0:	2000019c 	.word	0x2000019c
 80045f4:	20000194 	.word	0x20000194

080045f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80045fc:	4b04      	ldr	r3, [pc, #16]	; (8004610 <vTaskSuspendAll+0x18>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3301      	adds	r3, #1
 8004602:	4a03      	ldr	r2, [pc, #12]	; (8004610 <vTaskSuspendAll+0x18>)
 8004604:	6013      	str	r3, [r2, #0]
}
 8004606:	bf00      	nop
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	200001b8 	.word	0x200001b8

08004614 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800461e:	2300      	movs	r3, #0
 8004620:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004622:	4b41      	ldr	r3, [pc, #260]	; (8004728 <xTaskResumeAll+0x114>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d109      	bne.n	800463e <xTaskResumeAll+0x2a>
 800462a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800462e:	f383 8811 	msr	BASEPRI, r3
 8004632:	f3bf 8f6f 	isb	sy
 8004636:	f3bf 8f4f 	dsb	sy
 800463a:	603b      	str	r3, [r7, #0]
 800463c:	e7fe      	b.n	800463c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800463e:	f000 fe0f 	bl	8005260 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004642:	4b39      	ldr	r3, [pc, #228]	; (8004728 <xTaskResumeAll+0x114>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	3b01      	subs	r3, #1
 8004648:	4a37      	ldr	r2, [pc, #220]	; (8004728 <xTaskResumeAll+0x114>)
 800464a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800464c:	4b36      	ldr	r3, [pc, #216]	; (8004728 <xTaskResumeAll+0x114>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d161      	bne.n	8004718 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004654:	4b35      	ldr	r3, [pc, #212]	; (800472c <xTaskResumeAll+0x118>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d05d      	beq.n	8004718 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800465c:	e02e      	b.n	80046bc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800465e:	4b34      	ldr	r3, [pc, #208]	; (8004730 <xTaskResumeAll+0x11c>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	3318      	adds	r3, #24
 800466a:	4618      	mov	r0, r3
 800466c:	f7ff f8e2 	bl	8003834 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3304      	adds	r3, #4
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff f8dd 	bl	8003834 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467e:	2201      	movs	r2, #1
 8004680:	409a      	lsls	r2, r3
 8004682:	4b2c      	ldr	r3, [pc, #176]	; (8004734 <xTaskResumeAll+0x120>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4313      	orrs	r3, r2
 8004688:	4a2a      	ldr	r2, [pc, #168]	; (8004734 <xTaskResumeAll+0x120>)
 800468a:	6013      	str	r3, [r2, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004690:	4613      	mov	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4a27      	ldr	r2, [pc, #156]	; (8004738 <xTaskResumeAll+0x124>)
 800469a:	441a      	add	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	3304      	adds	r3, #4
 80046a0:	4619      	mov	r1, r3
 80046a2:	4610      	mov	r0, r2
 80046a4:	f7ff f869 	bl	800377a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ac:	4b23      	ldr	r3, [pc, #140]	; (800473c <xTaskResumeAll+0x128>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d302      	bcc.n	80046bc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80046b6:	4b22      	ldr	r3, [pc, #136]	; (8004740 <xTaskResumeAll+0x12c>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046bc:	4b1c      	ldr	r3, [pc, #112]	; (8004730 <xTaskResumeAll+0x11c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1cc      	bne.n	800465e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80046ca:	f000 fb0d 	bl	8004ce8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80046ce:	4b1d      	ldr	r3, [pc, #116]	; (8004744 <xTaskResumeAll+0x130>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d010      	beq.n	80046fc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80046da:	f000 f837 	bl	800474c <xTaskIncrementTick>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d002      	beq.n	80046ea <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80046e4:	4b16      	ldr	r3, [pc, #88]	; (8004740 <xTaskResumeAll+0x12c>)
 80046e6:	2201      	movs	r2, #1
 80046e8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3b01      	subs	r3, #1
 80046ee:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1f1      	bne.n	80046da <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80046f6:	4b13      	ldr	r3, [pc, #76]	; (8004744 <xTaskResumeAll+0x130>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80046fc:	4b10      	ldr	r3, [pc, #64]	; (8004740 <xTaskResumeAll+0x12c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d009      	beq.n	8004718 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004704:	2301      	movs	r3, #1
 8004706:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004708:	4b0f      	ldr	r3, [pc, #60]	; (8004748 <xTaskResumeAll+0x134>)
 800470a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	f3bf 8f4f 	dsb	sy
 8004714:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004718:	f000 fdd0 	bl	80052bc <vPortExitCritical>

	return xAlreadyYielded;
 800471c:	68bb      	ldr	r3, [r7, #8]
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	200001b8 	.word	0x200001b8
 800472c:	20000190 	.word	0x20000190
 8004730:	20000150 	.word	0x20000150
 8004734:	20000198 	.word	0x20000198
 8004738:	20000094 	.word	0x20000094
 800473c:	20000090 	.word	0x20000090
 8004740:	200001a4 	.word	0x200001a4
 8004744:	200001a0 	.word	0x200001a0
 8004748:	e000ed04 	.word	0xe000ed04

0800474c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004752:	2300      	movs	r3, #0
 8004754:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004756:	4b50      	ldr	r3, [pc, #320]	; (8004898 <xTaskIncrementTick+0x14c>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	f040 808c 	bne.w	8004878 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8004760:	4b4e      	ldr	r3, [pc, #312]	; (800489c <xTaskIncrementTick+0x150>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3301      	adds	r3, #1
 8004766:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004768:	4a4c      	ldr	r2, [pc, #304]	; (800489c <xTaskIncrementTick+0x150>)
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d11f      	bne.n	80047b4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004774:	4b4a      	ldr	r3, [pc, #296]	; (80048a0 <xTaskIncrementTick+0x154>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d009      	beq.n	8004792 <xTaskIncrementTick+0x46>
 800477e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	e7fe      	b.n	8004790 <xTaskIncrementTick+0x44>
 8004792:	4b43      	ldr	r3, [pc, #268]	; (80048a0 <xTaskIncrementTick+0x154>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	4b42      	ldr	r3, [pc, #264]	; (80048a4 <xTaskIncrementTick+0x158>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a40      	ldr	r2, [pc, #256]	; (80048a0 <xTaskIncrementTick+0x154>)
 800479e:	6013      	str	r3, [r2, #0]
 80047a0:	4a40      	ldr	r2, [pc, #256]	; (80048a4 <xTaskIncrementTick+0x158>)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6013      	str	r3, [r2, #0]
 80047a6:	4b40      	ldr	r3, [pc, #256]	; (80048a8 <xTaskIncrementTick+0x15c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	3301      	adds	r3, #1
 80047ac:	4a3e      	ldr	r2, [pc, #248]	; (80048a8 <xTaskIncrementTick+0x15c>)
 80047ae:	6013      	str	r3, [r2, #0]
 80047b0:	f000 fa9a 	bl	8004ce8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80047b4:	4b3d      	ldr	r3, [pc, #244]	; (80048ac <xTaskIncrementTick+0x160>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d34d      	bcc.n	800485a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047be:	4b38      	ldr	r3, [pc, #224]	; (80048a0 <xTaskIncrementTick+0x154>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <xTaskIncrementTick+0x80>
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <xTaskIncrementTick+0x82>
 80047cc:	2300      	movs	r3, #0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d004      	beq.n	80047dc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047d2:	4b36      	ldr	r3, [pc, #216]	; (80048ac <xTaskIncrementTick+0x160>)
 80047d4:	f04f 32ff 	mov.w	r2, #4294967295
 80047d8:	601a      	str	r2, [r3, #0]
					break;
 80047da:	e03e      	b.n	800485a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80047dc:	4b30      	ldr	r3, [pc, #192]	; (80048a0 <xTaskIncrementTick+0x154>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d203      	bcs.n	80047fc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80047f4:	4a2d      	ldr	r2, [pc, #180]	; (80048ac <xTaskIncrementTick+0x160>)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6013      	str	r3, [r2, #0]
						break;
 80047fa:	e02e      	b.n	800485a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	3304      	adds	r3, #4
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff f817 	bl	8003834 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480a:	2b00      	cmp	r3, #0
 800480c:	d004      	beq.n	8004818 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	3318      	adds	r3, #24
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff f80e 	bl	8003834 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481c:	2201      	movs	r2, #1
 800481e:	409a      	lsls	r2, r3
 8004820:	4b23      	ldr	r3, [pc, #140]	; (80048b0 <xTaskIncrementTick+0x164>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4313      	orrs	r3, r2
 8004826:	4a22      	ldr	r2, [pc, #136]	; (80048b0 <xTaskIncrementTick+0x164>)
 8004828:	6013      	str	r3, [r2, #0]
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800482e:	4613      	mov	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	4413      	add	r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	4a1f      	ldr	r2, [pc, #124]	; (80048b4 <xTaskIncrementTick+0x168>)
 8004838:	441a      	add	r2, r3
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	3304      	adds	r3, #4
 800483e:	4619      	mov	r1, r3
 8004840:	4610      	mov	r0, r2
 8004842:	f7fe ff9a 	bl	800377a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800484a:	4b1b      	ldr	r3, [pc, #108]	; (80048b8 <xTaskIncrementTick+0x16c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004850:	429a      	cmp	r2, r3
 8004852:	d3b4      	bcc.n	80047be <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004854:	2301      	movs	r3, #1
 8004856:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004858:	e7b1      	b.n	80047be <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800485a:	4b17      	ldr	r3, [pc, #92]	; (80048b8 <xTaskIncrementTick+0x16c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004860:	4914      	ldr	r1, [pc, #80]	; (80048b4 <xTaskIncrementTick+0x168>)
 8004862:	4613      	mov	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	440b      	add	r3, r1
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d907      	bls.n	8004882 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8004872:	2301      	movs	r3, #1
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	e004      	b.n	8004882 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004878:	4b10      	ldr	r3, [pc, #64]	; (80048bc <xTaskIncrementTick+0x170>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	3301      	adds	r3, #1
 800487e:	4a0f      	ldr	r2, [pc, #60]	; (80048bc <xTaskIncrementTick+0x170>)
 8004880:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004882:	4b0f      	ldr	r3, [pc, #60]	; (80048c0 <xTaskIncrementTick+0x174>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800488a:	2301      	movs	r3, #1
 800488c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800488e:	697b      	ldr	r3, [r7, #20]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3718      	adds	r7, #24
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	200001b8 	.word	0x200001b8
 800489c:	20000194 	.word	0x20000194
 80048a0:	20000148 	.word	0x20000148
 80048a4:	2000014c 	.word	0x2000014c
 80048a8:	200001a8 	.word	0x200001a8
 80048ac:	200001b0 	.word	0x200001b0
 80048b0:	20000198 	.word	0x20000198
 80048b4:	20000094 	.word	0x20000094
 80048b8:	20000090 	.word	0x20000090
 80048bc:	200001a0 	.word	0x200001a0
 80048c0:	200001a4 	.word	0x200001a4

080048c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048c4:	b480      	push	{r7}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048ca:	4b26      	ldr	r3, [pc, #152]	; (8004964 <vTaskSwitchContext+0xa0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048d2:	4b25      	ldr	r3, [pc, #148]	; (8004968 <vTaskSwitchContext+0xa4>)
 80048d4:	2201      	movs	r2, #1
 80048d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80048d8:	e03e      	b.n	8004958 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80048da:	4b23      	ldr	r3, [pc, #140]	; (8004968 <vTaskSwitchContext+0xa4>)
 80048dc:	2200      	movs	r2, #0
 80048de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80048e0:	4b22      	ldr	r3, [pc, #136]	; (800496c <vTaskSwitchContext+0xa8>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	fab3 f383 	clz	r3, r3
 80048ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80048ee:	7afb      	ldrb	r3, [r7, #11]
 80048f0:	f1c3 031f 	rsb	r3, r3, #31
 80048f4:	617b      	str	r3, [r7, #20]
 80048f6:	491e      	ldr	r1, [pc, #120]	; (8004970 <vTaskSwitchContext+0xac>)
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	4613      	mov	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d109      	bne.n	800491e <vTaskSwitchContext+0x5a>
	__asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	607b      	str	r3, [r7, #4]
 800491c:	e7fe      	b.n	800491c <vTaskSwitchContext+0x58>
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	4a11      	ldr	r2, [pc, #68]	; (8004970 <vTaskSwitchContext+0xac>)
 800492a:	4413      	add	r3, r2
 800492c:	613b      	str	r3, [r7, #16]
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	605a      	str	r2, [r3, #4]
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	3308      	adds	r3, #8
 8004940:	429a      	cmp	r2, r3
 8004942:	d104      	bne.n	800494e <vTaskSwitchContext+0x8a>
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	605a      	str	r2, [r3, #4]
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	4a07      	ldr	r2, [pc, #28]	; (8004974 <vTaskSwitchContext+0xb0>)
 8004956:	6013      	str	r3, [r2, #0]
}
 8004958:	bf00      	nop
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	200001b8 	.word	0x200001b8
 8004968:	200001a4 	.word	0x200001a4
 800496c:	20000198 	.word	0x20000198
 8004970:	20000094 	.word	0x20000094
 8004974:	20000090 	.word	0x20000090

08004978 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d109      	bne.n	800499c <vTaskPlaceOnEventList+0x24>
 8004988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	e7fe      	b.n	800499a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800499c:	4b07      	ldr	r3, [pc, #28]	; (80049bc <vTaskPlaceOnEventList+0x44>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3318      	adds	r3, #24
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7fe ff0c 	bl	80037c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80049aa:	2101      	movs	r1, #1
 80049ac:	6838      	ldr	r0, [r7, #0]
 80049ae:	f000 faed 	bl	8004f8c <prvAddCurrentTaskToDelayedList>
}
 80049b2:	bf00      	nop
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	20000090 	.word	0x20000090

080049c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d109      	bne.n	80049ea <xTaskRemoveFromEventList+0x2a>
 80049d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049da:	f383 8811 	msr	BASEPRI, r3
 80049de:	f3bf 8f6f 	isb	sy
 80049e2:	f3bf 8f4f 	dsb	sy
 80049e6:	60fb      	str	r3, [r7, #12]
 80049e8:	e7fe      	b.n	80049e8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	3318      	adds	r3, #24
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7fe ff20 	bl	8003834 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049f4:	4b1d      	ldr	r3, [pc, #116]	; (8004a6c <xTaskRemoveFromEventList+0xac>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d11c      	bne.n	8004a36 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	3304      	adds	r3, #4
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7fe ff17 	bl	8003834 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	409a      	lsls	r2, r3
 8004a0e:	4b18      	ldr	r3, [pc, #96]	; (8004a70 <xTaskRemoveFromEventList+0xb0>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	4a16      	ldr	r2, [pc, #88]	; (8004a70 <xTaskRemoveFromEventList+0xb0>)
 8004a16:	6013      	str	r3, [r2, #0]
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4413      	add	r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4a13      	ldr	r2, [pc, #76]	; (8004a74 <xTaskRemoveFromEventList+0xb4>)
 8004a26:	441a      	add	r2, r3
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	3304      	adds	r3, #4
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4610      	mov	r0, r2
 8004a30:	f7fe fea3 	bl	800377a <vListInsertEnd>
 8004a34:	e005      	b.n	8004a42 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	3318      	adds	r3, #24
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	480e      	ldr	r0, [pc, #56]	; (8004a78 <xTaskRemoveFromEventList+0xb8>)
 8004a3e:	f7fe fe9c 	bl	800377a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a46:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <xTaskRemoveFromEventList+0xbc>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d905      	bls.n	8004a5c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004a50:	2301      	movs	r3, #1
 8004a52:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a54:	4b0a      	ldr	r3, [pc, #40]	; (8004a80 <xTaskRemoveFromEventList+0xc0>)
 8004a56:	2201      	movs	r2, #1
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	e001      	b.n	8004a60 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004a60:	697b      	ldr	r3, [r7, #20]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	200001b8 	.word	0x200001b8
 8004a70:	20000198 	.word	0x20000198
 8004a74:	20000094 	.word	0x20000094
 8004a78:	20000150 	.word	0x20000150
 8004a7c:	20000090 	.word	0x20000090
 8004a80:	200001a4 	.word	0x200001a4

08004a84 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d109      	bne.n	8004aa6 <vTaskSetTimeOutState+0x22>
 8004a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a96:	f383 8811 	msr	BASEPRI, r3
 8004a9a:	f3bf 8f6f 	isb	sy
 8004a9e:	f3bf 8f4f 	dsb	sy
 8004aa2:	60fb      	str	r3, [r7, #12]
 8004aa4:	e7fe      	b.n	8004aa4 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004aa6:	4b07      	ldr	r3, [pc, #28]	; (8004ac4 <vTaskSetTimeOutState+0x40>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004aae:	4b06      	ldr	r3, [pc, #24]	; (8004ac8 <vTaskSetTimeOutState+0x44>)
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	605a      	str	r2, [r3, #4]
}
 8004ab6:	bf00      	nop
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	200001a8 	.word	0x200001a8
 8004ac8:	20000194 	.word	0x20000194

08004acc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d109      	bne.n	8004af0 <xTaskCheckForTimeOut+0x24>
 8004adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	60fb      	str	r3, [r7, #12]
 8004aee:	e7fe      	b.n	8004aee <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d109      	bne.n	8004b0a <xTaskCheckForTimeOut+0x3e>
 8004af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afa:	f383 8811 	msr	BASEPRI, r3
 8004afe:	f3bf 8f6f 	isb	sy
 8004b02:	f3bf 8f4f 	dsb	sy
 8004b06:	60bb      	str	r3, [r7, #8]
 8004b08:	e7fe      	b.n	8004b08 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004b0a:	f000 fba9 	bl	8005260 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b0e:	4b1c      	ldr	r3, [pc, #112]	; (8004b80 <xTaskCheckForTimeOut+0xb4>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1c:	d102      	bne.n	8004b24 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	617b      	str	r3, [r7, #20]
 8004b22:	e026      	b.n	8004b72 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	4b16      	ldr	r3, [pc, #88]	; (8004b84 <xTaskCheckForTimeOut+0xb8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d007      	beq.n	8004b40 <xTaskCheckForTimeOut+0x74>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d302      	bcc.n	8004b40 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	617b      	str	r3, [r7, #20]
 8004b3e:	e018      	b.n	8004b72 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	1ad2      	subs	r2, r2, r3
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d20e      	bcs.n	8004b6e <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6859      	ldr	r1, [r3, #4]
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1acb      	subs	r3, r1, r3
 8004b5c:	441a      	add	r2, r3
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7ff ff8e 	bl	8004a84 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	e001      	b.n	8004b72 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004b72:	f000 fba3 	bl	80052bc <vPortExitCritical>

	return xReturn;
 8004b76:	697b      	ldr	r3, [r7, #20]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3718      	adds	r7, #24
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	20000194 	.word	0x20000194
 8004b84:	200001a8 	.word	0x200001a8

08004b88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004b8c:	4b03      	ldr	r3, [pc, #12]	; (8004b9c <vTaskMissedYield+0x14>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]
}
 8004b92:	bf00      	nop
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	200001a4 	.word	0x200001a4

08004ba0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004ba8:	f000 f852 	bl	8004c50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004bac:	4b06      	ldr	r3, [pc, #24]	; (8004bc8 <prvIdleTask+0x28>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d9f9      	bls.n	8004ba8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004bb4:	4b05      	ldr	r3, [pc, #20]	; (8004bcc <prvIdleTask+0x2c>)
 8004bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	f3bf 8f4f 	dsb	sy
 8004bc0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004bc4:	e7f0      	b.n	8004ba8 <prvIdleTask+0x8>
 8004bc6:	bf00      	nop
 8004bc8:	20000094 	.word	0x20000094
 8004bcc:	e000ed04 	.word	0xe000ed04

08004bd0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	607b      	str	r3, [r7, #4]
 8004bda:	e00c      	b.n	8004bf6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	4613      	mov	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4413      	add	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4a12      	ldr	r2, [pc, #72]	; (8004c30 <prvInitialiseTaskLists+0x60>)
 8004be8:	4413      	add	r3, r2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7fe fd98 	bl	8003720 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	607b      	str	r3, [r7, #4]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b06      	cmp	r3, #6
 8004bfa:	d9ef      	bls.n	8004bdc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004bfc:	480d      	ldr	r0, [pc, #52]	; (8004c34 <prvInitialiseTaskLists+0x64>)
 8004bfe:	f7fe fd8f 	bl	8003720 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c02:	480d      	ldr	r0, [pc, #52]	; (8004c38 <prvInitialiseTaskLists+0x68>)
 8004c04:	f7fe fd8c 	bl	8003720 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004c08:	480c      	ldr	r0, [pc, #48]	; (8004c3c <prvInitialiseTaskLists+0x6c>)
 8004c0a:	f7fe fd89 	bl	8003720 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c0e:	480c      	ldr	r0, [pc, #48]	; (8004c40 <prvInitialiseTaskLists+0x70>)
 8004c10:	f7fe fd86 	bl	8003720 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c14:	480b      	ldr	r0, [pc, #44]	; (8004c44 <prvInitialiseTaskLists+0x74>)
 8004c16:	f7fe fd83 	bl	8003720 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c1a:	4b0b      	ldr	r3, [pc, #44]	; (8004c48 <prvInitialiseTaskLists+0x78>)
 8004c1c:	4a05      	ldr	r2, [pc, #20]	; (8004c34 <prvInitialiseTaskLists+0x64>)
 8004c1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c20:	4b0a      	ldr	r3, [pc, #40]	; (8004c4c <prvInitialiseTaskLists+0x7c>)
 8004c22:	4a05      	ldr	r2, [pc, #20]	; (8004c38 <prvInitialiseTaskLists+0x68>)
 8004c24:	601a      	str	r2, [r3, #0]
}
 8004c26:	bf00      	nop
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	20000094 	.word	0x20000094
 8004c34:	20000120 	.word	0x20000120
 8004c38:	20000134 	.word	0x20000134
 8004c3c:	20000150 	.word	0x20000150
 8004c40:	20000164 	.word	0x20000164
 8004c44:	2000017c 	.word	0x2000017c
 8004c48:	20000148 	.word	0x20000148
 8004c4c:	2000014c 	.word	0x2000014c

08004c50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c56:	e028      	b.n	8004caa <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8004c58:	f7ff fcce 	bl	80045f8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004c5c:	4b17      	ldr	r3, [pc, #92]	; (8004cbc <prvCheckTasksWaitingTermination+0x6c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bf0c      	ite	eq
 8004c64:	2301      	moveq	r3, #1
 8004c66:	2300      	movne	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8004c6c:	f7ff fcd2 	bl	8004614 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d119      	bne.n	8004caa <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8004c76:	f000 faf3 	bl	8005260 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004c7a:	4b10      	ldr	r3, [pc, #64]	; (8004cbc <prvCheckTasksWaitingTermination+0x6c>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	3304      	adds	r3, #4
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fe fdd4 	bl	8003834 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <prvCheckTasksWaitingTermination+0x70>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	3b01      	subs	r3, #1
 8004c92:	4a0b      	ldr	r2, [pc, #44]	; (8004cc0 <prvCheckTasksWaitingTermination+0x70>)
 8004c94:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8004c96:	4b0b      	ldr	r3, [pc, #44]	; (8004cc4 <prvCheckTasksWaitingTermination+0x74>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	4a09      	ldr	r2, [pc, #36]	; (8004cc4 <prvCheckTasksWaitingTermination+0x74>)
 8004c9e:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8004ca0:	f000 fb0c 	bl	80052bc <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8004ca4:	6838      	ldr	r0, [r7, #0]
 8004ca6:	f000 f80f 	bl	8004cc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004caa:	4b06      	ldr	r3, [pc, #24]	; (8004cc4 <prvCheckTasksWaitingTermination+0x74>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1d2      	bne.n	8004c58 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004cb2:	bf00      	nop
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	20000164 	.word	0x20000164
 8004cc0:	20000190 	.word	0x20000190
 8004cc4:	20000178 	.word	0x20000178

08004cc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f000 fc95 	bl	8005604 <vPortFree>
			vPortFree( pxTCB );
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fc92 	bl	8005604 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004ce0:	bf00      	nop
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cee:	4b0f      	ldr	r3, [pc, #60]	; (8004d2c <prvResetNextTaskUnblockTime+0x44>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d101      	bne.n	8004cfc <prvResetNextTaskUnblockTime+0x14>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <prvResetNextTaskUnblockTime+0x16>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d004      	beq.n	8004d0c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d02:	4b0b      	ldr	r3, [pc, #44]	; (8004d30 <prvResetNextTaskUnblockTime+0x48>)
 8004d04:	f04f 32ff 	mov.w	r2, #4294967295
 8004d08:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d0a:	e008      	b.n	8004d1e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d0c:	4b07      	ldr	r3, [pc, #28]	; (8004d2c <prvResetNextTaskUnblockTime+0x44>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	4a05      	ldr	r2, [pc, #20]	; (8004d30 <prvResetNextTaskUnblockTime+0x48>)
 8004d1c:	6013      	str	r3, [r2, #0]
}
 8004d1e:	bf00      	nop
 8004d20:	370c      	adds	r7, #12
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	20000148 	.word	0x20000148
 8004d30:	200001b0 	.word	0x200001b0

08004d34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004d3a:	4b0b      	ldr	r3, [pc, #44]	; (8004d68 <xTaskGetSchedulerState+0x34>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d102      	bne.n	8004d48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004d42:	2301      	movs	r3, #1
 8004d44:	607b      	str	r3, [r7, #4]
 8004d46:	e008      	b.n	8004d5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d48:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <xTaskGetSchedulerState+0x38>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d102      	bne.n	8004d56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004d50:	2302      	movs	r3, #2
 8004d52:	607b      	str	r3, [r7, #4]
 8004d54:	e001      	b.n	8004d5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004d56:	2300      	movs	r3, #0
 8004d58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004d5a:	687b      	ldr	r3, [r7, #4]
	}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	2000019c 	.word	0x2000019c
 8004d6c:	200001b8 	.word	0x200001b8

08004d70 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d062      	beq.n	8004e48 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d86:	4b32      	ldr	r3, [pc, #200]	; (8004e50 <vTaskPriorityInherit+0xe0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d25b      	bcs.n	8004e48 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	db06      	blt.n	8004da6 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d98:	4b2d      	ldr	r3, [pc, #180]	; (8004e50 <vTaskPriorityInherit+0xe0>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9e:	f1c3 0207 	rsb	r2, r3, #7
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6959      	ldr	r1, [r3, #20]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dae:	4613      	mov	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	4a27      	ldr	r2, [pc, #156]	; (8004e54 <vTaskPriorityInherit+0xe4>)
 8004db8:	4413      	add	r3, r2
 8004dba:	4299      	cmp	r1, r3
 8004dbc:	d101      	bne.n	8004dc2 <vTaskPriorityInherit+0x52>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <vTaskPriorityInherit+0x54>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d03a      	beq.n	8004e3e <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	3304      	adds	r3, #4
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7fe fd31 	bl	8003834 <uxListRemove>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d115      	bne.n	8004e04 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ddc:	491d      	ldr	r1, [pc, #116]	; (8004e54 <vTaskPriorityInherit+0xe4>)
 8004dde:	4613      	mov	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4413      	add	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	440b      	add	r3, r1
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d10a      	bne.n	8004e04 <vTaskPriorityInherit+0x94>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df2:	2201      	movs	r2, #1
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	43da      	mvns	r2, r3
 8004dfa:	4b17      	ldr	r3, [pc, #92]	; (8004e58 <vTaskPriorityInherit+0xe8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4013      	ands	r3, r2
 8004e00:	4a15      	ldr	r2, [pc, #84]	; (8004e58 <vTaskPriorityInherit+0xe8>)
 8004e02:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004e04:	4b12      	ldr	r3, [pc, #72]	; (8004e50 <vTaskPriorityInherit+0xe0>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e12:	2201      	movs	r2, #1
 8004e14:	409a      	lsls	r2, r3
 8004e16:	4b10      	ldr	r3, [pc, #64]	; (8004e58 <vTaskPriorityInherit+0xe8>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	4a0e      	ldr	r2, [pc, #56]	; (8004e58 <vTaskPriorityInherit+0xe8>)
 8004e1e:	6013      	str	r3, [r2, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e24:	4613      	mov	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4a09      	ldr	r2, [pc, #36]	; (8004e54 <vTaskPriorityInherit+0xe4>)
 8004e2e:	441a      	add	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3304      	adds	r3, #4
 8004e34:	4619      	mov	r1, r3
 8004e36:	4610      	mov	r0, r2
 8004e38:	f7fe fc9f 	bl	800377a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e3c:	e004      	b.n	8004e48 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004e3e:	4b04      	ldr	r3, [pc, #16]	; (8004e50 <vTaskPriorityInherit+0xe0>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8004e48:	bf00      	nop
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	20000090 	.word	0x20000090
 8004e54:	20000094 	.word	0x20000094
 8004e58:	20000198 	.word	0x20000198

08004e5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b086      	sub	sp, #24
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d06c      	beq.n	8004f4c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004e72:	4b39      	ldr	r3, [pc, #228]	; (8004f58 <xTaskPriorityDisinherit+0xfc>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	693a      	ldr	r2, [r7, #16]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d009      	beq.n	8004e90 <xTaskPriorityDisinherit+0x34>
 8004e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e80:	f383 8811 	msr	BASEPRI, r3
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	f3bf 8f4f 	dsb	sy
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	e7fe      	b.n	8004e8e <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d109      	bne.n	8004eac <xTaskPriorityDisinherit+0x50>
 8004e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9c:	f383 8811 	msr	BASEPRI, r3
 8004ea0:	f3bf 8f6f 	isb	sy
 8004ea4:	f3bf 8f4f 	dsb	sy
 8004ea8:	60bb      	str	r3, [r7, #8]
 8004eaa:	e7fe      	b.n	8004eaa <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eb0:	1e5a      	subs	r2, r3, #1
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d044      	beq.n	8004f4c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d140      	bne.n	8004f4c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	3304      	adds	r3, #4
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fe fcb0 	bl	8003834 <uxListRemove>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d115      	bne.n	8004f06 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ede:	491f      	ldr	r1, [pc, #124]	; (8004f5c <xTaskPriorityDisinherit+0x100>)
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10a      	bne.n	8004f06 <xTaskPriorityDisinherit+0xaa>
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	43da      	mvns	r2, r3
 8004efc:	4b18      	ldr	r3, [pc, #96]	; (8004f60 <xTaskPriorityDisinherit+0x104>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4013      	ands	r3, r2
 8004f02:	4a17      	ldr	r2, [pc, #92]	; (8004f60 <xTaskPriorityDisinherit+0x104>)
 8004f04:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f12:	f1c3 0207 	rsb	r2, r3, #7
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1e:	2201      	movs	r2, #1
 8004f20:	409a      	lsls	r2, r3
 8004f22:	4b0f      	ldr	r3, [pc, #60]	; (8004f60 <xTaskPriorityDisinherit+0x104>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	4a0d      	ldr	r2, [pc, #52]	; (8004f60 <xTaskPriorityDisinherit+0x104>)
 8004f2a:	6013      	str	r3, [r2, #0]
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f30:	4613      	mov	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	4a08      	ldr	r2, [pc, #32]	; (8004f5c <xTaskPriorityDisinherit+0x100>)
 8004f3a:	441a      	add	r2, r3
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	3304      	adds	r3, #4
 8004f40:	4619      	mov	r1, r3
 8004f42:	4610      	mov	r0, r2
 8004f44:	f7fe fc19 	bl	800377a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004f4c:	697b      	ldr	r3, [r7, #20]
	}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	20000090 	.word	0x20000090
 8004f5c:	20000094 	.word	0x20000094
 8004f60:	20000198 	.word	0x20000198

08004f64 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004f68:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <pvTaskIncrementMutexHeldCount+0x24>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d004      	beq.n	8004f7a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <pvTaskIncrementMutexHeldCount+0x24>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f76:	3201      	adds	r2, #1
 8004f78:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8004f7a:	4b03      	ldr	r3, [pc, #12]	; (8004f88 <pvTaskIncrementMutexHeldCount+0x24>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
	}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	20000090 	.word	0x20000090

08004f8c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004f96:	4b29      	ldr	r3, [pc, #164]	; (800503c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f9c:	4b28      	ldr	r3, [pc, #160]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fe fc46 	bl	8003834 <uxListRemove>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10b      	bne.n	8004fc6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004fae:	4b24      	ldr	r3, [pc, #144]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fba:	43da      	mvns	r2, r3
 8004fbc:	4b21      	ldr	r3, [pc, #132]	; (8005044 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	4a20      	ldr	r2, [pc, #128]	; (8005044 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fc4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fcc:	d10a      	bne.n	8004fe4 <prvAddCurrentTaskToDelayedList+0x58>
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d007      	beq.n	8004fe4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fd4:	4b1a      	ldr	r3, [pc, #104]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	3304      	adds	r3, #4
 8004fda:	4619      	mov	r1, r3
 8004fdc:	481a      	ldr	r0, [pc, #104]	; (8005048 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004fde:	f7fe fbcc 	bl	800377a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004fe2:	e026      	b.n	8005032 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4413      	add	r3, r2
 8004fea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004fec:	4b14      	ldr	r3, [pc, #80]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d209      	bcs.n	8005010 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ffc:	4b13      	ldr	r3, [pc, #76]	; (800504c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	4b0f      	ldr	r3, [pc, #60]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	3304      	adds	r3, #4
 8005006:	4619      	mov	r1, r3
 8005008:	4610      	mov	r0, r2
 800500a:	f7fe fbda 	bl	80037c2 <vListInsert>
}
 800500e:	e010      	b.n	8005032 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005010:	4b0f      	ldr	r3, [pc, #60]	; (8005050 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b0a      	ldr	r3, [pc, #40]	; (8005040 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3304      	adds	r3, #4
 800501a:	4619      	mov	r1, r3
 800501c:	4610      	mov	r0, r2
 800501e:	f7fe fbd0 	bl	80037c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005022:	4b0c      	ldr	r3, [pc, #48]	; (8005054 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	429a      	cmp	r2, r3
 800502a:	d202      	bcs.n	8005032 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800502c:	4a09      	ldr	r2, [pc, #36]	; (8005054 <prvAddCurrentTaskToDelayedList+0xc8>)
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	6013      	str	r3, [r2, #0]
}
 8005032:	bf00      	nop
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	20000194 	.word	0x20000194
 8005040:	20000090 	.word	0x20000090
 8005044:	20000198 	.word	0x20000198
 8005048:	2000017c 	.word	0x2000017c
 800504c:	2000014c 	.word	0x2000014c
 8005050:	20000148 	.word	0x20000148
 8005054:	200001b0 	.word	0x200001b0

08005058 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3b04      	subs	r3, #4
 8005068:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005070:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	3b04      	subs	r3, #4
 8005076:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f023 0201 	bic.w	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3b04      	subs	r3, #4
 8005086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005088:	4a0c      	ldr	r2, [pc, #48]	; (80050bc <pxPortInitialiseStack+0x64>)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	3b14      	subs	r3, #20
 8005092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	3b04      	subs	r3, #4
 800509e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f06f 0202 	mvn.w	r2, #2
 80050a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3b20      	subs	r3, #32
 80050ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80050ae:	68fb      	ldr	r3, [r7, #12]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3714      	adds	r7, #20
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	080050c1 	.word	0x080050c1

080050c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80050c6:	4b0c      	ldr	r3, [pc, #48]	; (80050f8 <prvTaskExitError+0x38>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ce:	d009      	beq.n	80050e4 <prvTaskExitError+0x24>
 80050d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d4:	f383 8811 	msr	BASEPRI, r3
 80050d8:	f3bf 8f6f 	isb	sy
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	607b      	str	r3, [r7, #4]
 80050e2:	e7fe      	b.n	80050e2 <prvTaskExitError+0x22>
 80050e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80050f6:	e7fe      	b.n	80050f6 <prvTaskExitError+0x36>
 80050f8:	20000008 	.word	0x20000008
 80050fc:	00000000 	.word	0x00000000

08005100 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005100:	4b07      	ldr	r3, [pc, #28]	; (8005120 <pxCurrentTCBConst2>)
 8005102:	6819      	ldr	r1, [r3, #0]
 8005104:	6808      	ldr	r0, [r1, #0]
 8005106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510a:	f380 8809 	msr	PSP, r0
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f04f 0000 	mov.w	r0, #0
 8005116:	f380 8811 	msr	BASEPRI, r0
 800511a:	4770      	bx	lr
 800511c:	f3af 8000 	nop.w

08005120 <pxCurrentTCBConst2>:
 8005120:	20000090 	.word	0x20000090
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop

08005128 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005128:	4806      	ldr	r0, [pc, #24]	; (8005144 <prvPortStartFirstTask+0x1c>)
 800512a:	6800      	ldr	r0, [r0, #0]
 800512c:	6800      	ldr	r0, [r0, #0]
 800512e:	f380 8808 	msr	MSP, r0
 8005132:	b662      	cpsie	i
 8005134:	b661      	cpsie	f
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	df00      	svc	0
 8005140:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005142:	bf00      	nop
 8005144:	e000ed08 	.word	0xe000ed08

08005148 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800514e:	4b3b      	ldr	r3, [pc, #236]	; (800523c <xPortStartScheduler+0xf4>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a3b      	ldr	r2, [pc, #236]	; (8005240 <xPortStartScheduler+0xf8>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d109      	bne.n	800516c <xPortStartScheduler+0x24>
 8005158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	e7fe      	b.n	800516a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800516c:	4b33      	ldr	r3, [pc, #204]	; (800523c <xPortStartScheduler+0xf4>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a34      	ldr	r2, [pc, #208]	; (8005244 <xPortStartScheduler+0xfc>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d109      	bne.n	800518a <xPortStartScheduler+0x42>
 8005176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517a:	f383 8811 	msr	BASEPRI, r3
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	e7fe      	b.n	8005188 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800518a:	4b2f      	ldr	r3, [pc, #188]	; (8005248 <xPortStartScheduler+0x100>)
 800518c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	22ff      	movs	r2, #255	; 0xff
 800519a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80051a4:	79fb      	ldrb	r3, [r7, #7]
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80051ac:	b2da      	uxtb	r2, r3
 80051ae:	4b27      	ldr	r3, [pc, #156]	; (800524c <xPortStartScheduler+0x104>)
 80051b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80051b2:	4b27      	ldr	r3, [pc, #156]	; (8005250 <xPortStartScheduler+0x108>)
 80051b4:	2207      	movs	r2, #7
 80051b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051b8:	e009      	b.n	80051ce <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80051ba:	4b25      	ldr	r3, [pc, #148]	; (8005250 <xPortStartScheduler+0x108>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	3b01      	subs	r3, #1
 80051c0:	4a23      	ldr	r2, [pc, #140]	; (8005250 <xPortStartScheduler+0x108>)
 80051c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80051c4:	79fb      	ldrb	r3, [r7, #7]
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051ce:	79fb      	ldrb	r3, [r7, #7]
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d6:	2b80      	cmp	r3, #128	; 0x80
 80051d8:	d0ef      	beq.n	80051ba <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80051da:	4b1d      	ldr	r3, [pc, #116]	; (8005250 <xPortStartScheduler+0x108>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	021b      	lsls	r3, r3, #8
 80051e0:	4a1b      	ldr	r2, [pc, #108]	; (8005250 <xPortStartScheduler+0x108>)
 80051e2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80051e4:	4b1a      	ldr	r3, [pc, #104]	; (8005250 <xPortStartScheduler+0x108>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80051ec:	4a18      	ldr	r2, [pc, #96]	; (8005250 <xPortStartScheduler+0x108>)
 80051ee:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80051f8:	4b16      	ldr	r3, [pc, #88]	; (8005254 <xPortStartScheduler+0x10c>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a15      	ldr	r2, [pc, #84]	; (8005254 <xPortStartScheduler+0x10c>)
 80051fe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005202:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005204:	4b13      	ldr	r3, [pc, #76]	; (8005254 <xPortStartScheduler+0x10c>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a12      	ldr	r2, [pc, #72]	; (8005254 <xPortStartScheduler+0x10c>)
 800520a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800520e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005210:	f000 f8d2 	bl	80053b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005214:	4b10      	ldr	r3, [pc, #64]	; (8005258 <xPortStartScheduler+0x110>)
 8005216:	2200      	movs	r2, #0
 8005218:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800521a:	f000 f8e9 	bl	80053f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800521e:	4b0f      	ldr	r3, [pc, #60]	; (800525c <xPortStartScheduler+0x114>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a0e      	ldr	r2, [pc, #56]	; (800525c <xPortStartScheduler+0x114>)
 8005224:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005228:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800522a:	f7ff ff7d 	bl	8005128 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800522e:	f7ff ff47 	bl	80050c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3718      	adds	r7, #24
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	e000ed00 	.word	0xe000ed00
 8005240:	410fc271 	.word	0x410fc271
 8005244:	410fc270 	.word	0x410fc270
 8005248:	e000e400 	.word	0xe000e400
 800524c:	200001bc 	.word	0x200001bc
 8005250:	200001c0 	.word	0x200001c0
 8005254:	e000ed20 	.word	0xe000ed20
 8005258:	20000008 	.word	0x20000008
 800525c:	e000ef34 	.word	0xe000ef34

08005260 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526a:	f383 8811 	msr	BASEPRI, r3
 800526e:	f3bf 8f6f 	isb	sy
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005278:	4b0e      	ldr	r3, [pc, #56]	; (80052b4 <vPortEnterCritical+0x54>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	3301      	adds	r3, #1
 800527e:	4a0d      	ldr	r2, [pc, #52]	; (80052b4 <vPortEnterCritical+0x54>)
 8005280:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005282:	4b0c      	ldr	r3, [pc, #48]	; (80052b4 <vPortEnterCritical+0x54>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d10e      	bne.n	80052a8 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800528a:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <vPortEnterCritical+0x58>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d009      	beq.n	80052a8 <vPortEnterCritical+0x48>
 8005294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	603b      	str	r3, [r7, #0]
 80052a6:	e7fe      	b.n	80052a6 <vPortEnterCritical+0x46>
	}
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr
 80052b4:	20000008 	.word	0x20000008
 80052b8:	e000ed04 	.word	0xe000ed04

080052bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80052c2:	4b11      	ldr	r3, [pc, #68]	; (8005308 <vPortExitCritical+0x4c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d109      	bne.n	80052de <vPortExitCritical+0x22>
 80052ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ce:	f383 8811 	msr	BASEPRI, r3
 80052d2:	f3bf 8f6f 	isb	sy
 80052d6:	f3bf 8f4f 	dsb	sy
 80052da:	607b      	str	r3, [r7, #4]
 80052dc:	e7fe      	b.n	80052dc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80052de:	4b0a      	ldr	r3, [pc, #40]	; (8005308 <vPortExitCritical+0x4c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	4a08      	ldr	r2, [pc, #32]	; (8005308 <vPortExitCritical+0x4c>)
 80052e6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80052e8:	4b07      	ldr	r3, [pc, #28]	; (8005308 <vPortExitCritical+0x4c>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d104      	bne.n	80052fa <vPortExitCritical+0x3e>
 80052f0:	2300      	movs	r3, #0
 80052f2:	603b      	str	r3, [r7, #0]
	__asm volatile
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80052fa:	bf00      	nop
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000008 	.word	0x20000008
 800530c:	00000000 	.word	0x00000000

08005310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005310:	f3ef 8009 	mrs	r0, PSP
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	4b15      	ldr	r3, [pc, #84]	; (8005370 <pxCurrentTCBConst>)
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	f01e 0f10 	tst.w	lr, #16
 8005320:	bf08      	it	eq
 8005322:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005326:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800532a:	6010      	str	r0, [r2, #0]
 800532c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8005330:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005334:	f380 8811 	msr	BASEPRI, r0
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f7ff fac0 	bl	80048c4 <vTaskSwitchContext>
 8005344:	f04f 0000 	mov.w	r0, #0
 8005348:	f380 8811 	msr	BASEPRI, r0
 800534c:	bc08      	pop	{r3}
 800534e:	6819      	ldr	r1, [r3, #0]
 8005350:	6808      	ldr	r0, [r1, #0]
 8005352:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005356:	f01e 0f10 	tst.w	lr, #16
 800535a:	bf08      	it	eq
 800535c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005360:	f380 8809 	msr	PSP, r0
 8005364:	f3bf 8f6f 	isb	sy
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	f3af 8000 	nop.w

08005370 <pxCurrentTCBConst>:
 8005370:	20000090 	.word	0x20000090
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005374:	bf00      	nop
 8005376:	bf00      	nop

08005378 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
	__asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005390:	f7ff f9dc 	bl	800474c <xTaskIncrementTick>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800539a:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <xPortSysTickHandler+0x3c>)
 800539c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	2300      	movs	r3, #0
 80053a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80053ac:	bf00      	nop
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	e000ed04 	.word	0xe000ed04

080053b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053bc:	4b08      	ldr	r3, [pc, #32]	; (80053e0 <vPortSetupTimerInterrupt+0x28>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a08      	ldr	r2, [pc, #32]	; (80053e4 <vPortSetupTimerInterrupt+0x2c>)
 80053c2:	fba2 2303 	umull	r2, r3, r2, r3
 80053c6:	099b      	lsrs	r3, r3, #6
 80053c8:	4a07      	ldr	r2, [pc, #28]	; (80053e8 <vPortSetupTimerInterrupt+0x30>)
 80053ca:	3b01      	subs	r3, #1
 80053cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80053ce:	4b07      	ldr	r3, [pc, #28]	; (80053ec <vPortSetupTimerInterrupt+0x34>)
 80053d0:	2207      	movs	r2, #7
 80053d2:	601a      	str	r2, [r3, #0]
}
 80053d4:	bf00      	nop
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	2000000c 	.word	0x2000000c
 80053e4:	10624dd3 	.word	0x10624dd3
 80053e8:	e000e014 	.word	0xe000e014
 80053ec:	e000e010 	.word	0xe000e010

080053f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80053f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005400 <vPortEnableVFP+0x10>
 80053f4:	6801      	ldr	r1, [r0, #0]
 80053f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80053fa:	6001      	str	r1, [r0, #0]
 80053fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80053fe:	bf00      	nop
 8005400:	e000ed88 	.word	0xe000ed88

08005404 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800540a:	f3ef 8305 	mrs	r3, IPSR
 800540e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2b0f      	cmp	r3, #15
 8005414:	d913      	bls.n	800543e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005416:	4a16      	ldr	r2, [pc, #88]	; (8005470 <vPortValidateInterruptPriority+0x6c>)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4413      	add	r3, r2
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005420:	4b14      	ldr	r3, [pc, #80]	; (8005474 <vPortValidateInterruptPriority+0x70>)
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	7afa      	ldrb	r2, [r7, #11]
 8005426:	429a      	cmp	r2, r3
 8005428:	d209      	bcs.n	800543e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800542a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542e:	f383 8811 	msr	BASEPRI, r3
 8005432:	f3bf 8f6f 	isb	sy
 8005436:	f3bf 8f4f 	dsb	sy
 800543a:	607b      	str	r3, [r7, #4]
 800543c:	e7fe      	b.n	800543c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800543e:	4b0e      	ldr	r3, [pc, #56]	; (8005478 <vPortValidateInterruptPriority+0x74>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005446:	4b0d      	ldr	r3, [pc, #52]	; (800547c <vPortValidateInterruptPriority+0x78>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	429a      	cmp	r2, r3
 800544c:	d909      	bls.n	8005462 <vPortValidateInterruptPriority+0x5e>
 800544e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	603b      	str	r3, [r7, #0]
 8005460:	e7fe      	b.n	8005460 <vPortValidateInterruptPriority+0x5c>
	}
 8005462:	bf00      	nop
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	e000e3f0 	.word	0xe000e3f0
 8005474:	200001bc 	.word	0x200001bc
 8005478:	e000ed0c 	.word	0xe000ed0c
 800547c:	200001c0 	.word	0x200001c0

08005480 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08a      	sub	sp, #40	; 0x28
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005488:	2300      	movs	r3, #0
 800548a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800548c:	f7ff f8b4 	bl	80045f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005490:	4b57      	ldr	r3, [pc, #348]	; (80055f0 <pvPortMalloc+0x170>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005498:	f000 f90c 	bl	80056b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800549c:	4b55      	ldr	r3, [pc, #340]	; (80055f4 <pvPortMalloc+0x174>)
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4013      	ands	r3, r2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f040 808c 	bne.w	80055c2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01c      	beq.n	80054ea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80054b0:	2208      	movs	r2, #8
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4413      	add	r3, r2
 80054b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f003 0307 	and.w	r3, r3, #7
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d013      	beq.n	80054ea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f023 0307 	bic.w	r3, r3, #7
 80054c8:	3308      	adds	r3, #8
 80054ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f003 0307 	and.w	r3, r3, #7
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d009      	beq.n	80054ea <pvPortMalloc+0x6a>
 80054d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054da:	f383 8811 	msr	BASEPRI, r3
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	617b      	str	r3, [r7, #20]
 80054e8:	e7fe      	b.n	80054e8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d068      	beq.n	80055c2 <pvPortMalloc+0x142>
 80054f0:	4b41      	ldr	r3, [pc, #260]	; (80055f8 <pvPortMalloc+0x178>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d863      	bhi.n	80055c2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80054fa:	4b40      	ldr	r3, [pc, #256]	; (80055fc <pvPortMalloc+0x17c>)
 80054fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80054fe:	4b3f      	ldr	r3, [pc, #252]	; (80055fc <pvPortMalloc+0x17c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005504:	e004      	b.n	8005510 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005508:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	429a      	cmp	r2, r3
 8005518:	d903      	bls.n	8005522 <pvPortMalloc+0xa2>
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1f1      	bne.n	8005506 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005522:	4b33      	ldr	r3, [pc, #204]	; (80055f0 <pvPortMalloc+0x170>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005528:	429a      	cmp	r2, r3
 800552a:	d04a      	beq.n	80055c2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2208      	movs	r2, #8
 8005532:	4413      	add	r3, r2
 8005534:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	6a3b      	ldr	r3, [r7, #32]
 800553c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800553e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005540:	685a      	ldr	r2, [r3, #4]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	1ad2      	subs	r2, r2, r3
 8005546:	2308      	movs	r3, #8
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	429a      	cmp	r2, r3
 800554c:	d91e      	bls.n	800558c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800554e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4413      	add	r3, r2
 8005554:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	f003 0307 	and.w	r3, r3, #7
 800555c:	2b00      	cmp	r3, #0
 800555e:	d009      	beq.n	8005574 <pvPortMalloc+0xf4>
 8005560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	613b      	str	r3, [r7, #16]
 8005572:	e7fe      	b.n	8005572 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005576:	685a      	ldr	r2, [r3, #4]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	1ad2      	subs	r2, r2, r3
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005586:	69b8      	ldr	r0, [r7, #24]
 8005588:	f000 f8f6 	bl	8005778 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800558c:	4b1a      	ldr	r3, [pc, #104]	; (80055f8 <pvPortMalloc+0x178>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	4a18      	ldr	r2, [pc, #96]	; (80055f8 <pvPortMalloc+0x178>)
 8005598:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800559a:	4b17      	ldr	r3, [pc, #92]	; (80055f8 <pvPortMalloc+0x178>)
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	4b18      	ldr	r3, [pc, #96]	; (8005600 <pvPortMalloc+0x180>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d203      	bcs.n	80055ae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80055a6:	4b14      	ldr	r3, [pc, #80]	; (80055f8 <pvPortMalloc+0x178>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a15      	ldr	r2, [pc, #84]	; (8005600 <pvPortMalloc+0x180>)
 80055ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	4b10      	ldr	r3, [pc, #64]	; (80055f4 <pvPortMalloc+0x174>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	431a      	orrs	r2, r3
 80055b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80055bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80055c2:	f7ff f827 	bl	8004614 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	f003 0307 	and.w	r3, r3, #7
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d009      	beq.n	80055e4 <pvPortMalloc+0x164>
 80055d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	60fb      	str	r3, [r7, #12]
 80055e2:	e7fe      	b.n	80055e2 <pvPortMalloc+0x162>
	return pvReturn;
 80055e4:	69fb      	ldr	r3, [r7, #28]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3728      	adds	r7, #40	; 0x28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	20001494 	.word	0x20001494
 80055f4:	200014a0 	.word	0x200014a0
 80055f8:	20001498 	.word	0x20001498
 80055fc:	2000148c 	.word	0x2000148c
 8005600:	2000149c 	.word	0x2000149c

08005604 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d046      	beq.n	80056a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005616:	2308      	movs	r3, #8
 8005618:	425b      	negs	r3, r3
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	4413      	add	r3, r2
 800561e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	4b20      	ldr	r3, [pc, #128]	; (80056ac <vPortFree+0xa8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4013      	ands	r3, r2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d109      	bne.n	8005646 <vPortFree+0x42>
 8005632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005636:	f383 8811 	msr	BASEPRI, r3
 800563a:	f3bf 8f6f 	isb	sy
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	60fb      	str	r3, [r7, #12]
 8005644:	e7fe      	b.n	8005644 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d009      	beq.n	8005662 <vPortFree+0x5e>
 800564e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005652:	f383 8811 	msr	BASEPRI, r3
 8005656:	f3bf 8f6f 	isb	sy
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	60bb      	str	r3, [r7, #8]
 8005660:	e7fe      	b.n	8005660 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	4b11      	ldr	r3, [pc, #68]	; (80056ac <vPortFree+0xa8>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4013      	ands	r3, r2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d019      	beq.n	80056a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d115      	bne.n	80056a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	4b0b      	ldr	r3, [pc, #44]	; (80056ac <vPortFree+0xa8>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	43db      	mvns	r3, r3
 8005682:	401a      	ands	r2, r3
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005688:	f7fe ffb6 	bl	80045f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	4b07      	ldr	r3, [pc, #28]	; (80056b0 <vPortFree+0xac>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4413      	add	r3, r2
 8005696:	4a06      	ldr	r2, [pc, #24]	; (80056b0 <vPortFree+0xac>)
 8005698:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800569a:	6938      	ldr	r0, [r7, #16]
 800569c:	f000 f86c 	bl	8005778 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80056a0:	f7fe ffb8 	bl	8004614 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80056a4:	bf00      	nop
 80056a6:	3718      	adds	r7, #24
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	200014a0 	.word	0x200014a0
 80056b0:	20001498 	.word	0x20001498

080056b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80056ba:	f241 23c8 	movw	r3, #4808	; 0x12c8
 80056be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80056c0:	4b27      	ldr	r3, [pc, #156]	; (8005760 <prvHeapInit+0xac>)
 80056c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00c      	beq.n	80056e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	3307      	adds	r3, #7
 80056d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0307 	bic.w	r3, r3, #7
 80056da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	4a1f      	ldr	r2, [pc, #124]	; (8005760 <prvHeapInit+0xac>)
 80056e4:	4413      	add	r3, r2
 80056e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80056ec:	4a1d      	ldr	r2, [pc, #116]	; (8005764 <prvHeapInit+0xb0>)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80056f2:	4b1c      	ldr	r3, [pc, #112]	; (8005764 <prvHeapInit+0xb0>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	4413      	add	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005700:	2208      	movs	r2, #8
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	1a9b      	subs	r3, r3, r2
 8005706:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f023 0307 	bic.w	r3, r3, #7
 800570e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4a15      	ldr	r2, [pc, #84]	; (8005768 <prvHeapInit+0xb4>)
 8005714:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005716:	4b14      	ldr	r3, [pc, #80]	; (8005768 <prvHeapInit+0xb4>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2200      	movs	r2, #0
 800571c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800571e:	4b12      	ldr	r3, [pc, #72]	; (8005768 <prvHeapInit+0xb4>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	1ad2      	subs	r2, r2, r3
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005734:	4b0c      	ldr	r3, [pc, #48]	; (8005768 <prvHeapInit+0xb4>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	4a0a      	ldr	r2, [pc, #40]	; (800576c <prvHeapInit+0xb8>)
 8005742:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	4a09      	ldr	r2, [pc, #36]	; (8005770 <prvHeapInit+0xbc>)
 800574a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800574c:	4b09      	ldr	r3, [pc, #36]	; (8005774 <prvHeapInit+0xc0>)
 800574e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005752:	601a      	str	r2, [r3, #0]
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	200001c4 	.word	0x200001c4
 8005764:	2000148c 	.word	0x2000148c
 8005768:	20001494 	.word	0x20001494
 800576c:	2000149c 	.word	0x2000149c
 8005770:	20001498 	.word	0x20001498
 8005774:	200014a0 	.word	0x200014a0

08005778 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005780:	4b28      	ldr	r3, [pc, #160]	; (8005824 <prvInsertBlockIntoFreeList+0xac>)
 8005782:	60fb      	str	r3, [r7, #12]
 8005784:	e002      	b.n	800578c <prvInsertBlockIntoFreeList+0x14>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	60fb      	str	r3, [r7, #12]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	429a      	cmp	r2, r3
 8005794:	d8f7      	bhi.n	8005786 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	4413      	add	r3, r2
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d108      	bne.n	80057ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	441a      	add	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	441a      	add	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d118      	bne.n	8005800 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4b15      	ldr	r3, [pc, #84]	; (8005828 <prvInsertBlockIntoFreeList+0xb0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d00d      	beq.n	80057f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	441a      	add	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	e008      	b.n	8005808 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80057f6:	4b0c      	ldr	r3, [pc, #48]	; (8005828 <prvInsertBlockIntoFreeList+0xb0>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e003      	b.n	8005808 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	429a      	cmp	r2, r3
 800580e:	d002      	beq.n	8005816 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005816:	bf00      	nop
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	2000148c 	.word	0x2000148c
 8005828:	20001494 	.word	0x20001494

0800582c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800582c:	b5b0      	push	{r4, r5, r7, lr}
 800582e:	b0a2      	sub	sp, #136	; 0x88
 8005830:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005832:	f7fb f913 	bl	8000a5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005836:	f000 f8c1 	bl	80059bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800583a:	f000 f96f 	bl	8005b1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800583e:	f000 f93d 	bl	8005abc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8005842:	f000 f8fd 	bl	8005a40 <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of MtxAcelerador */
  osMutexDef(MtxAcelerador);
 8005846:	2300      	movs	r3, #0
 8005848:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MtxAceleradorHandle = osMutexCreate(osMutex(MtxAcelerador));
 800584c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005850:	4618      	mov	r0, r3
 8005852:	f7fd fed2 	bl	80035fa <osMutexCreate>
 8005856:	4602      	mov	r2, r0
 8005858:	4b47      	ldr	r3, [pc, #284]	; (8005978 <main+0x14c>)
 800585a:	601a      	str	r2, [r3, #0]

  /* definition and creation of MtxQntCombustivel */
  osMutexDef(MtxQntCombustivel);
 800585c:	2300      	movs	r3, #0
 800585e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  MtxQntCombustivelHandle = osMutexCreate(osMutex(MtxQntCombustivel));
 8005862:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005866:	4618      	mov	r0, r3
 8005868:	f7fd fec7 	bl	80035fa <osMutexCreate>
 800586c:	4602      	mov	r2, r0
 800586e:	4b43      	ldr	r3, [pc, #268]	; (800597c <main+0x150>)
 8005870:	601a      	str	r2, [r3, #0]

  /* definition and creation of MtxInformacoes */
  osMutexDef(MtxInformacoes);
 8005872:	2300      	movs	r3, #0
 8005874:	67fb      	str	r3, [r7, #124]	; 0x7c
  MtxInformacoesHandle = osMutexCreate(osMutex(MtxInformacoes));
 8005876:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800587a:	4618      	mov	r0, r3
 800587c:	f7fd febd 	bl	80035fa <osMutexCreate>
 8005880:	4602      	mov	r2, r0
 8005882:	4b3f      	ldr	r3, [pc, #252]	; (8005980 <main+0x154>)
 8005884:	601a      	str	r2, [r3, #0]

  /* definition and creation of MtxConst */
  osMutexDef(MtxConst);
 8005886:	2300      	movs	r3, #0
 8005888:	67bb      	str	r3, [r7, #120]	; 0x78
  MtxConstHandle = osMutexCreate(osMutex(MtxConst));
 800588a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800588e:	4618      	mov	r0, r3
 8005890:	f7fd feb3 	bl	80035fa <osMutexCreate>
 8005894:	4602      	mov	r2, r0
 8005896:	4b3b      	ldr	r3, [pc, #236]	; (8005984 <main+0x158>)
 8005898:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of taskLeituraAcel */
  osThreadDef(taskLeituraAcel, StartLeituraAcel, osPriorityHigh, 0, 128);
 800589a:	4b3b      	ldr	r3, [pc, #236]	; (8005988 <main+0x15c>)
 800589c:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80058a0:	461d      	mov	r5, r3
 80058a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058a6:	682b      	ldr	r3, [r5, #0]
 80058a8:	6023      	str	r3, [r4, #0]
  taskLeituraAcelHandle = osThreadCreate(osThread(taskLeituraAcel), NULL);
 80058aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80058ae:	2100      	movs	r1, #0
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7fd fe67 	bl	8003584 <osThreadCreate>
 80058b6:	4602      	mov	r2, r0
 80058b8:	4b34      	ldr	r3, [pc, #208]	; (800598c <main+0x160>)
 80058ba:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskLeituraSens */
  osThreadDef(taskLeituraSens, StartLeituraSens, osPriorityNormal, 0, 128);
 80058bc:	4b34      	ldr	r3, [pc, #208]	; (8005990 <main+0x164>)
 80058be:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80058c2:	461d      	mov	r5, r3
 80058c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	6023      	str	r3, [r4, #0]
  taskLeituraSensHandle = osThreadCreate(osThread(taskLeituraSens), NULL);
 80058cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80058d0:	2100      	movs	r1, #0
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7fd fe56 	bl	8003584 <osThreadCreate>
 80058d8:	4602      	mov	r2, r0
 80058da:	4b2e      	ldr	r3, [pc, #184]	; (8005994 <main+0x168>)
 80058dc:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskProcessamen */
  osThreadDef(taskProcessamen, StartProcessamen, osPriorityHigh, 0, 128);
 80058de:	4b2e      	ldr	r3, [pc, #184]	; (8005998 <main+0x16c>)
 80058e0:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80058e4:	461d      	mov	r5, r3
 80058e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058ea:	682b      	ldr	r3, [r5, #0]
 80058ec:	6023      	str	r3, [r4, #0]
  taskProcessamenHandle = osThreadCreate(osThread(taskProcessamen), NULL);
 80058ee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80058f2:	2100      	movs	r1, #0
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7fd fe45 	bl	8003584 <osThreadCreate>
 80058fa:	4602      	mov	r2, r0
 80058fc:	4b27      	ldr	r3, [pc, #156]	; (800599c <main+0x170>)
 80058fe:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskAcionamento */
  osThreadDef(taskAcionamento, StartAcionamento, osPriorityHigh, 0, 128);
 8005900:	4b27      	ldr	r3, [pc, #156]	; (80059a0 <main+0x174>)
 8005902:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8005906:	461d      	mov	r5, r3
 8005908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800590a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	6023      	str	r3, [r4, #0]
  taskAcionamentoHandle = osThreadCreate(osThread(taskAcionamento), NULL);
 8005910:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005914:	2100      	movs	r1, #0
 8005916:	4618      	mov	r0, r3
 8005918:	f7fd fe34 	bl	8003584 <osThreadCreate>
 800591c:	4602      	mov	r2, r0
 800591e:	4b21      	ldr	r3, [pc, #132]	; (80059a4 <main+0x178>)
 8005920:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskEscritaMemo */
  osThreadDef(taskEscritaMemo, StartEscritaMemoria, osPriorityIdle, 0, 128);
 8005922:	4b21      	ldr	r3, [pc, #132]	; (80059a8 <main+0x17c>)
 8005924:	f107 0414 	add.w	r4, r7, #20
 8005928:	461d      	mov	r5, r3
 800592a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800592c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800592e:	682b      	ldr	r3, [r5, #0]
 8005930:	6023      	str	r3, [r4, #0]
  taskEscritaMemoHandle = osThreadCreate(osThread(taskEscritaMemo), NULL);
 8005932:	f107 0314 	add.w	r3, r7, #20
 8005936:	2100      	movs	r1, #0
 8005938:	4618      	mov	r0, r3
 800593a:	f7fd fe23 	bl	8003584 <osThreadCreate>
 800593e:	4602      	mov	r2, r0
 8005940:	4b1a      	ldr	r3, [pc, #104]	; (80059ac <main+0x180>)
 8005942:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskEscritaDisp */
  osThreadDef(taskEscritaDisp, StartEscritaDisplay, osPriorityIdle, 0, 128);
 8005944:	4b1a      	ldr	r3, [pc, #104]	; (80059b0 <main+0x184>)
 8005946:	463c      	mov	r4, r7
 8005948:	461d      	mov	r5, r3
 800594a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800594c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800594e:	682b      	ldr	r3, [r5, #0]
 8005950:	6023      	str	r3, [r4, #0]
  taskEscritaDispHandle = osThreadCreate(osThread(taskEscritaDisp), NULL);
 8005952:	463b      	mov	r3, r7
 8005954:	2100      	movs	r1, #0
 8005956:	4618      	mov	r0, r3
 8005958:	f7fd fe14 	bl	8003584 <osThreadCreate>
 800595c:	4602      	mov	r2, r0
 800595e:	4b15      	ldr	r3, [pc, #84]	; (80059b4 <main+0x188>)
 8005960:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  LCD_Init();
 8005962:	f000 fca3 	bl	80062ac <LCD_Init>
  LCD_Write_String(0, 0, "Teste");
 8005966:	4a14      	ldr	r2, [pc, #80]	; (80059b8 <main+0x18c>)
 8005968:	2100      	movs	r1, #0
 800596a:	2000      	movs	r0, #0
 800596c:	f000 fd26 	bl	80063bc <LCD_Write_String>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8005970:	f7fd fe01 	bl	8003576 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005974:	e7fe      	b.n	8005974 <main+0x148>
 8005976:	bf00      	nop
 8005978:	200014cc 	.word	0x200014cc
 800597c:	200014d8 	.word	0x200014d8
 8005980:	200014d0 	.word	0x200014d0
 8005984:	200015b8 	.word	0x200015b8
 8005988:	08006dac 	.word	0x08006dac
 800598c:	200014bc 	.word	0x200014bc
 8005990:	08006dd0 	.word	0x08006dd0
 8005994:	200014c8 	.word	0x200014c8
 8005998:	08006df4 	.word	0x08006df4
 800599c:	200014b4 	.word	0x200014b4
 80059a0:	08006e18 	.word	0x08006e18
 80059a4:	200014b8 	.word	0x200014b8
 80059a8:	08006e3c 	.word	0x08006e3c
 80059ac:	200015b4 	.word	0x200015b4
 80059b0:	08006e60 	.word	0x08006e60
 80059b4:	200014c4 	.word	0x200014c4
 80059b8:	08006d94 	.word	0x08006d94

080059bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b090      	sub	sp, #64	; 0x40
 80059c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80059c2:	f107 0318 	add.w	r3, r7, #24
 80059c6:	2228      	movs	r2, #40	; 0x28
 80059c8:	2100      	movs	r1, #0
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fdcd 	bl	800656a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80059d0:	1d3b      	adds	r3, r7, #4
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	605a      	str	r2, [r3, #4]
 80059d8:	609a      	str	r2, [r3, #8]
 80059da:	60da      	str	r2, [r3, #12]
 80059dc:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80059de:	2302      	movs	r3, #2
 80059e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80059e2:	2301      	movs	r3, #1
 80059e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80059e6:	2310      	movs	r3, #16
 80059e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80059ea:	2302      	movs	r3, #2
 80059ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80059ee:	2300      	movs	r3, #0
 80059f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80059f2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80059f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80059f8:	f107 0318 	add.w	r3, r7, #24
 80059fc:	4618      	mov	r0, r3
 80059fe:	f7fb fb07 	bl	8001010 <HAL_RCC_OscConfig>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8005a08:	f000 fafc 	bl	8006004 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005a0c:	230f      	movs	r3, #15
 8005a0e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005a10:	2302      	movs	r3, #2
 8005a12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005a22:	1d3b      	adds	r3, r7, #4
 8005a24:	2102      	movs	r1, #2
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fc f9e0 	bl	8001dec <HAL_RCC_ClockConfig>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8005a32:	f000 fae7 	bl	8006004 <Error_Handler>
  }
}
 8005a36:	bf00      	nop
 8005a38:	3740      	adds	r7, #64	; 0x40
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005a44:	4b1b      	ldr	r3, [pc, #108]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a46:	4a1c      	ldr	r2, [pc, #112]	; (8005ab8 <MX_SPI1_Init+0x78>)
 8005a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005a4a:	4b1a      	ldr	r3, [pc, #104]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005a52:	4b18      	ldr	r3, [pc, #96]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005a58:	4b16      	ldr	r3, [pc, #88]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a5a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005a5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a60:	4b14      	ldr	r3, [pc, #80]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005a66:	4b13      	ldr	r3, [pc, #76]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005a6c:	4b11      	ldr	r3, [pc, #68]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005a74:	4b0f      	ldr	r3, [pc, #60]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a76:	2238      	movs	r2, #56	; 0x38
 8005a78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a7a:	4b0e      	ldr	r3, [pc, #56]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a80:	4b0c      	ldr	r3, [pc, #48]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a86:	4b0b      	ldr	r3, [pc, #44]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005a8c:	4b09      	ldr	r3, [pc, #36]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a8e:	2207      	movs	r2, #7
 8005a90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005a92:	4b08      	ldr	r3, [pc, #32]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005a98:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005a9a:	2208      	movs	r2, #8
 8005a9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005a9e:	4805      	ldr	r0, [pc, #20]	; (8005ab4 <MX_SPI1_Init+0x74>)
 8005aa0:	f7fc fbda 	bl	8002258 <HAL_SPI_Init>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005aaa:	f000 faab 	bl	8006004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005aae:	bf00      	nop
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	200014dc 	.word	0x200014dc
 8005ab8:	40013000 	.word	0x40013000

08005abc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005ac0:	4b14      	ldr	r3, [pc, #80]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005ac2:	4a15      	ldr	r2, [pc, #84]	; (8005b18 <MX_USART2_UART_Init+0x5c>)
 8005ac4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8005ac6:	4b13      	ldr	r3, [pc, #76]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005ac8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8005acc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005ace:	4b11      	ldr	r3, [pc, #68]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005ad4:	4b0f      	ldr	r3, [pc, #60]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005ada:	4b0e      	ldr	r3, [pc, #56]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005ae0:	4b0c      	ldr	r3, [pc, #48]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005ae2:	220c      	movs	r2, #12
 8005ae4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ae6:	4b0b      	ldr	r3, [pc, #44]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005aec:	4b09      	ldr	r3, [pc, #36]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005af2:	4b08      	ldr	r3, [pc, #32]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005af8:	4b06      	ldr	r3, [pc, #24]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005afe:	4805      	ldr	r0, [pc, #20]	; (8005b14 <MX_USART2_UART_Init+0x58>)
 8005b00:	f7fd fa23 	bl	8002f4a <HAL_UART_Init>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005b0a:	f000 fa7b 	bl	8006004 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005b0e:	bf00      	nop
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	20001544 	.word	0x20001544
 8005b18:	40004400 	.word	0x40004400

08005b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b08a      	sub	sp, #40	; 0x28
 8005b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b22:	f107 0314 	add.w	r3, r7, #20
 8005b26:	2200      	movs	r2, #0
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	605a      	str	r2, [r3, #4]
 8005b2c:	609a      	str	r2, [r3, #8]
 8005b2e:	60da      	str	r2, [r3, #12]
 8005b30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b32:	4b41      	ldr	r3, [pc, #260]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	4a40      	ldr	r2, [pc, #256]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b3c:	6153      	str	r3, [r2, #20]
 8005b3e:	4b3e      	ldr	r3, [pc, #248]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b46:	613b      	str	r3, [r7, #16]
 8005b48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005b4a:	4b3b      	ldr	r3, [pc, #236]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	4a3a      	ldr	r2, [pc, #232]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005b54:	6153      	str	r3, [r2, #20]
 8005b56:	4b38      	ldr	r3, [pc, #224]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b5e:	60fb      	str	r3, [r7, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b62:	4b35      	ldr	r3, [pc, #212]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	4a34      	ldr	r2, [pc, #208]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b6c:	6153      	str	r3, [r2, #20]
 8005b6e:	4b32      	ldr	r3, [pc, #200]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b76:	60bb      	str	r3, [r7, #8]
 8005b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b7a:	4b2f      	ldr	r3, [pc, #188]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	4a2e      	ldr	r2, [pc, #184]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b84:	6153      	str	r3, [r2, #20]
 8005b86:	4b2c      	ldr	r3, [pc, #176]	; (8005c38 <MX_GPIO_Init+0x11c>)
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b8e:	607b      	str	r3, [r7, #4]
 8005b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN_OXIGENIO_Pin|EN_ACELERADOR_Pin|EN_MEMORIA_Pin|LCD_CE_Pin 
 8005b92:	2200      	movs	r2, #0
 8005b94:	f44f 6156 	mov.w	r1, #3424	; 0xd60
 8005b98:	4828      	ldr	r0, [pc, #160]	; (8005c3c <MX_GPIO_Init+0x120>)
 8005b9a:	f7fb fa21 	bl	8000fe0 <HAL_GPIO_WritePin>
                          |LCD_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_3_Pin|LED_2_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8005ba4:	4826      	ldr	r0, [pc, #152]	; (8005c40 <MX_GPIO_Init+0x124>)
 8005ba6:	f7fb fa1b 	bl	8000fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|EN_TEMPERATURA_Pin, GPIO_PIN_RESET);
 8005baa:	2200      	movs	r2, #0
 8005bac:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005bb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005bb4:	f7fb fa14 	bl	8000fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005bb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005bbe:	4b21      	ldr	r3, [pc, #132]	; (8005c44 <MX_GPIO_Init+0x128>)
 8005bc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005bc6:	f107 0314 	add.w	r3, r7, #20
 8005bca:	4619      	mov	r1, r3
 8005bcc:	481b      	ldr	r0, [pc, #108]	; (8005c3c <MX_GPIO_Init+0x120>)
 8005bce:	f7fb f891 	bl	8000cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_OXIGENIO_Pin EN_ACELERADOR_Pin EN_MEMORIA_Pin LCD_CE_Pin 
                           LCD_DC_Pin */
  GPIO_InitStruct.Pin = EN_OXIGENIO_Pin|EN_ACELERADOR_Pin|EN_MEMORIA_Pin|LCD_CE_Pin 
 8005bd2:	f44f 6356 	mov.w	r3, #3424	; 0xd60
 8005bd6:	617b      	str	r3, [r7, #20]
                          |LCD_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005be0:	2300      	movs	r3, #0
 8005be2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005be4:	f107 0314 	add.w	r3, r7, #20
 8005be8:	4619      	mov	r1, r3
 8005bea:	4814      	ldr	r0, [pc, #80]	; (8005c3c <MX_GPIO_Init+0x120>)
 8005bec:	f7fb f882 	bl	8000cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_3_Pin LED_2_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_2_Pin|LCD_RST_Pin;
 8005bf0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c02:	f107 0314 	add.w	r3, r7, #20
 8005c06:	4619      	mov	r1, r3
 8005c08:	480d      	ldr	r0, [pc, #52]	; (8005c40 <MX_GPIO_Init+0x124>)
 8005c0a:	f7fb f873 	bl	8000cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin EN_TEMPERATURA_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|EN_TEMPERATURA_Pin;
 8005c0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c14:	2301      	movs	r3, #1
 8005c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c20:	f107 0314 	add.w	r3, r7, #20
 8005c24:	4619      	mov	r1, r3
 8005c26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c2a:	f7fb f863 	bl	8000cf4 <HAL_GPIO_Init>

}
 8005c2e:	bf00      	nop
 8005c30:	3728      	adds	r7, #40	; 0x28
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40021000 	.word	0x40021000
 8005c3c:	48000800 	.word	0x48000800
 8005c40:	48000400 	.word	0x48000400
 8005c44:	10210000 	.word	0x10210000

08005c48 <StartLeituraAcel>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartLeituraAcel */
void StartLeituraAcel(void const * argument)
{
 8005c48:	b590      	push	{r4, r7, lr}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t aceleradorLocal = 0;
 8005c50:	2300      	movs	r3, #0
 8005c52:	72fb      	strb	r3, [r7, #11]
	uint8_t sensorOxg_TempLocal[2];
	float teste = 0;
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  aceleradorLocal = 0;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	72fb      	strb	r3, [r7, #11]
	  HAL_GPIO_WritePin(EN_ACELERADOR_GPIO_Port, EN_ACELERADOR_Pin, 0);
 8005c5e:	2200      	movs	r2, #0
 8005c60:	2140      	movs	r1, #64	; 0x40
 8005c62:	483b      	ldr	r0, [pc, #236]	; (8005d50 <StartLeituraAcel+0x108>)
 8005c64:	f7fb f9bc 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, &aceleradorLocal, 1, 1000);
 8005c68:	f107 010b 	add.w	r1, r7, #11
 8005c6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005c70:	2201      	movs	r2, #1
 8005c72:	4838      	ldr	r0, [pc, #224]	; (8005d54 <StartLeituraAcel+0x10c>)
 8005c74:	f7fc fcd0 	bl	8002618 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(EN_ACELERADOR_GPIO_Port, EN_ACELERADOR_Pin, 1);
 8005c78:	2201      	movs	r2, #1
 8005c7a:	2140      	movs	r1, #64	; 0x40
 8005c7c:	4834      	ldr	r0, [pc, #208]	; (8005d50 <StartLeituraAcel+0x108>)
 8005c7e:	f7fb f9af 	bl	8000fe0 <HAL_GPIO_WritePin>
//	  aceleradorLocal = ((int)(- 128 + aceleradorLocal))*100/63;

	  // ===============================================


	  sensorOxg_TempLocal[0] = 0;
 8005c82:	2300      	movs	r3, #0
 8005c84:	723b      	strb	r3, [r7, #8]
	  sensorOxg_TempLocal[1] = 0;
 8005c86:	2300      	movs	r3, #0
 8005c88:	727b      	strb	r3, [r7, #9]

	  HAL_GPIO_WritePin(EN_OXIGENIO_GPIO_Port, EN_OXIGENIO_Pin, 0);
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	2120      	movs	r1, #32
 8005c8e:	4830      	ldr	r0, [pc, #192]	; (8005d50 <StartLeituraAcel+0x108>)
 8005c90:	f7fb f9a6 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, &sensorOxg_TempLocal[0], 1, 1000);
 8005c94:	f107 0108 	add.w	r1, r7, #8
 8005c98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	482d      	ldr	r0, [pc, #180]	; (8005d54 <StartLeituraAcel+0x10c>)
 8005ca0:	f7fc fcba 	bl	8002618 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(EN_OXIGENIO_GPIO_Port, EN_OXIGENIO_Pin, 1);
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	2120      	movs	r1, #32
 8005ca8:	4829      	ldr	r0, [pc, #164]	; (8005d50 <StartLeituraAcel+0x108>)
 8005caa:	f7fb f999 	bl	8000fe0 <HAL_GPIO_WritePin>
	  sensorOxg_TempLocal[0] = ((int)(- 128 + sensorOxg_TempLocal[0]))*(int)(100/63);
 8005cae:	7a3b      	ldrb	r3, [r7, #8]
 8005cb0:	3b80      	subs	r3, #128	; 0x80
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	723b      	strb	r3, [r7, #8]

	  teste = (int)((- 128 + sensorOxg_TempLocal[0])*(1.58));
 8005cb6:	7a3b      	ldrb	r3, [r7, #8]
 8005cb8:	3b80      	subs	r3, #128	; 0x80
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7fa fc2a 	bl	8000514 <__aeabi_i2d>
 8005cc0:	a321      	add	r3, pc, #132	; (adr r3, 8005d48 <StartLeituraAcel+0x100>)
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	f7fa fc8f 	bl	80005e8 <__aeabi_dmul>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	460c      	mov	r4, r1
 8005cce:	4618      	mov	r0, r3
 8005cd0:	4621      	mov	r1, r4
 8005cd2:	f7fa fe9b 	bl	8000a0c <__aeabi_d2iz>
 8005cd6:	ee07 0a90 	vmov	s15, r0
 8005cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cde:	edc7 7a03 	vstr	s15, [r7, #12]

	  HAL_GPIO_WritePin(EN_TEMPERATURA_GPIO_Port, EN_TEMPERATURA_Pin, 0);
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ce8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005cec:	f7fb f978 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, &sensorOxg_TempLocal[1], 1, 1000);
 8005cf0:	f107 0308 	add.w	r3, r7, #8
 8005cf4:	1c59      	adds	r1, r3, #1
 8005cf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	4815      	ldr	r0, [pc, #84]	; (8005d54 <StartLeituraAcel+0x10c>)
 8005cfe:	f7fc fc8b 	bl	8002618 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(EN_TEMPERATURA_GPIO_Port, EN_TEMPERATURA_Pin, 1);
 8005d02:	2201      	movs	r2, #1
 8005d04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d0c:	f7fb f968 	bl	8000fe0 <HAL_GPIO_WritePin>
//	  sensorOxg_TempLocal[1] = ((int)(- 128 + sensorOxg_TempLocal[1]))*100/63;

	  osMutexWait(MtxAceleradorHandle,1000);
 8005d10:	4b11      	ldr	r3, [pc, #68]	; (8005d58 <StartLeituraAcel+0x110>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fd fc7b 	bl	8003614 <osMutexWait>
	  aceleradorGlobal = aceleradorLocal;
 8005d1e:	7afa      	ldrb	r2, [r7, #11]
 8005d20:	4b0e      	ldr	r3, [pc, #56]	; (8005d5c <StartLeituraAcel+0x114>)
 8005d22:	701a      	strb	r2, [r3, #0]
	  sensorOxg_TempGlobal[0] = sensorOxg_TempLocal[0];
 8005d24:	7a3a      	ldrb	r2, [r7, #8]
 8005d26:	4b0e      	ldr	r3, [pc, #56]	; (8005d60 <StartLeituraAcel+0x118>)
 8005d28:	701a      	strb	r2, [r3, #0]
	  sensorOxg_TempGlobal[1] = sensorOxg_TempLocal[1];
 8005d2a:	7a7a      	ldrb	r2, [r7, #9]
 8005d2c:	4b0c      	ldr	r3, [pc, #48]	; (8005d60 <StartLeituraAcel+0x118>)
 8005d2e:	705a      	strb	r2, [r3, #1]
	  osMutexRelease(MtxAceleradorHandle);
 8005d30:	4b09      	ldr	r3, [pc, #36]	; (8005d58 <StartLeituraAcel+0x110>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7fd fcbd 	bl	80036b4 <osMutexRelease>

	  osDelay(1000);
 8005d3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d3e:	f7fd fc48 	bl	80035d2 <osDelay>
	  aceleradorLocal = 0;
 8005d42:	e78a      	b.n	8005c5a <StartLeituraAcel+0x12>
 8005d44:	f3af 8000 	nop.w
 8005d48:	147ae148 	.word	0x147ae148
 8005d4c:	3ff947ae 	.word	0x3ff947ae
 8005d50:	48000800 	.word	0x48000800
 8005d54:	200014dc 	.word	0x200014dc
 8005d58:	200014cc 	.word	0x200014cc
 8005d5c:	200015bc 	.word	0x200015bc
 8005d60:	200014c0 	.word	0x200014c0

08005d64 <StartLeituraSens>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLeituraSens */
void StartLeituraSens(void const * argument)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b082      	sub	sp, #8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLeituraSens */

  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8005d6c:	200a      	movs	r0, #10
 8005d6e:	f7fd fc30 	bl	80035d2 <osDelay>
 8005d72:	e7fb      	b.n	8005d6c <StartLeituraSens+0x8>

08005d74 <StartProcessamen>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartProcessamen */
void StartProcessamen(void const * argument)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
	uint8_t constantesLocal[3];

  /* Infinite loop */
  for(;;)
  {
	osMutexWait(MtxAceleradorHandle, 1000);
 8005d7c:	4b22      	ldr	r3, [pc, #136]	; (8005e08 <StartProcessamen+0x94>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7fd fc45 	bl	8003614 <osMutexWait>
	aceleracaoLocal = aceleradorGlobal;
 8005d8a:	4b20      	ldr	r3, [pc, #128]	; (8005e0c <StartProcessamen+0x98>)
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	73fb      	strb	r3, [r7, #15]
	oxigenioLocal = sensorOxg_TempGlobal[0];
 8005d90:	4b1f      	ldr	r3, [pc, #124]	; (8005e10 <StartProcessamen+0x9c>)
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	73bb      	strb	r3, [r7, #14]
	temperaturaLocal = sensorOxg_TempGlobal[1];
 8005d96:	4b1e      	ldr	r3, [pc, #120]	; (8005e10 <StartProcessamen+0x9c>)
 8005d98:	785b      	ldrb	r3, [r3, #1]
 8005d9a:	737b      	strb	r3, [r7, #13]
	osMutexRelease(MtxAceleradorHandle);
 8005d9c:	4b1a      	ldr	r3, [pc, #104]	; (8005e08 <StartProcessamen+0x94>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7fd fc87 	bl	80036b4 <osMutexRelease>

//	osMutexWait(MtxConstantesHandle, 1000);
	constantesLocal[0] = constantesGlobal[0];
 8005da6:	4b1b      	ldr	r3, [pc, #108]	; (8005e14 <StartProcessamen+0xa0>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	723b      	strb	r3, [r7, #8]
	constantesLocal[1] = constantesGlobal[1];
 8005dac:	4b19      	ldr	r3, [pc, #100]	; (8005e14 <StartProcessamen+0xa0>)
 8005dae:	785b      	ldrb	r3, [r3, #1]
 8005db0:	727b      	strb	r3, [r7, #9]
	constantesLocal[2] = constantesGlobal[2];
 8005db2:	4b18      	ldr	r3, [pc, #96]	; (8005e14 <StartProcessamen+0xa0>)
 8005db4:	789b      	ldrb	r3, [r3, #2]
 8005db6:	72bb      	strb	r3, [r7, #10]
//	osMutexRelease(MtxConstantesHandle);

//	qntCombustivelLocal = (int)(aceleracaoLocal * 0.5) + (0.3 * (100 - temperaturaLocal)) + (oxigenioLocal * 0.2);
	qntCombustivelLocal = 1;
 8005db8:	2301      	movs	r3, #1
 8005dba:	733b      	strb	r3, [r7, #12]

	osMutexWait(MtxQntCombustivelHandle, 1000);
 8005dbc:	4b16      	ldr	r3, [pc, #88]	; (8005e18 <StartProcessamen+0xa4>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f7fd fc25 	bl	8003614 <osMutexWait>
	qntCombustivelGlobal = qntCombustivelLocal;
 8005dca:	4a14      	ldr	r2, [pc, #80]	; (8005e1c <StartProcessamen+0xa8>)
 8005dcc:	7b3b      	ldrb	r3, [r7, #12]
 8005dce:	7013      	strb	r3, [r2, #0]
	osMutexRelease(MtxQntCombustivelHandle);
 8005dd0:	4b11      	ldr	r3, [pc, #68]	; (8005e18 <StartProcessamen+0xa4>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7fd fc6d 	bl	80036b4 <osMutexRelease>

	osMutexWait(MtxInformacoesHandle, 1000);
 8005dda:	4b11      	ldr	r3, [pc, #68]	; (8005e20 <StartProcessamen+0xac>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fd fc16 	bl	8003614 <osMutexWait>
	informacoesGlobal[0] = qntCombustivelGlobal;
 8005de8:	4b0c      	ldr	r3, [pc, #48]	; (8005e1c <StartProcessamen+0xa8>)
 8005dea:	781a      	ldrb	r2, [r3, #0]
 8005dec:	4b0d      	ldr	r3, [pc, #52]	; (8005e24 <StartProcessamen+0xb0>)
 8005dee:	701a      	strb	r2, [r3, #0]
	informacoesGlobal[1] = 222;
 8005df0:	4b0c      	ldr	r3, [pc, #48]	; (8005e24 <StartProcessamen+0xb0>)
 8005df2:	22de      	movs	r2, #222	; 0xde
 8005df4:	705a      	strb	r2, [r3, #1]
	osMutexRelease(MtxInformacoesHandle);
 8005df6:	4b0a      	ldr	r3, [pc, #40]	; (8005e20 <StartProcessamen+0xac>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7fd fc5a 	bl	80036b4 <osMutexRelease>

	osDelay(10);
 8005e00:	200a      	movs	r0, #10
 8005e02:	f7fd fbe6 	bl	80035d2 <osDelay>
	osMutexWait(MtxAceleradorHandle, 1000);
 8005e06:	e7b9      	b.n	8005d7c <StartProcessamen+0x8>
 8005e08:	200014cc 	.word	0x200014cc
 8005e0c:	200015bc 	.word	0x200015bc
 8005e10:	200014c0 	.word	0x200014c0
 8005e14:	200015c0 	.word	0x200015c0
 8005e18:	200014d8 	.word	0x200014d8
 8005e1c:	20001540 	.word	0x20001540
 8005e20:	200014d0 	.word	0x200014d0
 8005e24:	200014d4 	.word	0x200014d4

08005e28 <StartAcionamento>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAcionamento */
void StartAcionamento(void const * argument)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAcionamento */
	uint8_t qntCombustivelLocal;
  /* Infinite loop */
  for(;;)
  {
	osMutexWait(MtxQntCombustivelHandle, 1000);
 8005e30:	4b2b      	ldr	r3, [pc, #172]	; (8005ee0 <StartAcionamento+0xb8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fd fbeb 	bl	8003614 <osMutexWait>
	qntCombustivelLocal = qntCombustivelGlobal;
 8005e3e:	4b29      	ldr	r3, [pc, #164]	; (8005ee4 <StartAcionamento+0xbc>)
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	73fb      	strb	r3, [r7, #15]
	osMutexRelease(MtxQntCombustivelHandle);
 8005e44:	4b26      	ldr	r3, [pc, #152]	; (8005ee0 <StartAcionamento+0xb8>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7fd fc33 	bl	80036b4 <osMutexRelease>

	if(qntCombustivelLocal < 33) {
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
 8005e50:	2b20      	cmp	r3, #32
 8005e52:	d812      	bhi.n	8005e7a <StartAcionamento+0x52>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, 1);
 8005e54:	2201      	movs	r2, #1
 8005e56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e5e:	f7fb f8bf 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 0);
 8005e62:	2200      	movs	r2, #0
 8005e64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e68:	481f      	ldr	r0, [pc, #124]	; (8005ee8 <StartAcionamento+0xc0>)
 8005e6a:	f7fb f8b9 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, 0);
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e74:	481c      	ldr	r0, [pc, #112]	; (8005ee8 <StartAcionamento+0xc0>)
 8005e76:	f7fb f8b3 	bl	8000fe0 <HAL_GPIO_WritePin>
	}

	if(qntCombustivelLocal < 66 && qntCombustivelLocal >= 33) {
 8005e7a:	7bfb      	ldrb	r3, [r7, #15]
 8005e7c:	2b41      	cmp	r3, #65	; 0x41
 8005e7e:	d815      	bhi.n	8005eac <StartAcionamento+0x84>
 8005e80:	7bfb      	ldrb	r3, [r7, #15]
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	d912      	bls.n	8005eac <StartAcionamento+0x84>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, 0);
 8005e86:	2200      	movs	r2, #0
 8005e88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e90:	f7fb f8a6 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 1);
 8005e94:	2201      	movs	r2, #1
 8005e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e9a:	4813      	ldr	r0, [pc, #76]	; (8005ee8 <StartAcionamento+0xc0>)
 8005e9c:	f7fb f8a0 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, 0);
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005ea6:	4810      	ldr	r0, [pc, #64]	; (8005ee8 <StartAcionamento+0xc0>)
 8005ea8:	f7fb f89a 	bl	8000fe0 <HAL_GPIO_WritePin>
	}

	if(qntCombustivelLocal >= 66) {
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
 8005eae:	2b41      	cmp	r3, #65	; 0x41
 8005eb0:	d912      	bls.n	8005ed8 <StartAcionamento+0xb0>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, 0);
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005eb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ebc:	f7fb f890 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 0);
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ec6:	4808      	ldr	r0, [pc, #32]	; (8005ee8 <StartAcionamento+0xc0>)
 8005ec8:	f7fb f88a 	bl	8000fe0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, 1);
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005ed2:	4805      	ldr	r0, [pc, #20]	; (8005ee8 <StartAcionamento+0xc0>)
 8005ed4:	f7fb f884 	bl	8000fe0 <HAL_GPIO_WritePin>
	}

    osDelay(10);
 8005ed8:	200a      	movs	r0, #10
 8005eda:	f7fd fb7a 	bl	80035d2 <osDelay>
	osMutexWait(MtxQntCombustivelHandle, 1000);
 8005ede:	e7a7      	b.n	8005e30 <StartAcionamento+0x8>
 8005ee0:	200014d8 	.word	0x200014d8
 8005ee4:	20001540 	.word	0x20001540
 8005ee8:	48000400 	.word	0x48000400

08005eec <StartEscritaMemoria>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEscritaMemoria */
void StartEscritaMemoria(void const * argument)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEscritaMemoria */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8005ef4:	200a      	movs	r0, #10
 8005ef6:	f7fd fb6c 	bl	80035d2 <osDelay>
 8005efa:	e7fb      	b.n	8005ef4 <StartEscritaMemoria+0x8>

08005efc <StartEscritaDisplay>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEscritaDisplay */
void StartEscritaDisplay(void const * argument)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b09e      	sub	sp, #120	; 0x78
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
	uint8_t bufferOxigenio[50];
	uint8_t bufferAcelerador[50];
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(MtxInformacoesHandle, 1000);
 8005f04:	4b36      	ldr	r3, [pc, #216]	; (8005fe0 <StartEscritaDisplay+0xe4>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7fd fb81 	bl	8003614 <osMutexWait>
	  informacoesLocal[0] = informacoesGlobal[0];
 8005f12:	4b34      	ldr	r3, [pc, #208]	; (8005fe4 <StartEscritaDisplay+0xe8>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	  informacoesLocal[1] = informacoesGlobal[1];
 8005f1a:	4b32      	ldr	r3, [pc, #200]	; (8005fe4 <StartEscritaDisplay+0xe8>)
 8005f1c:	785b      	ldrb	r3, [r3, #1]
 8005f1e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	  osMutexRelease(MtxInformacoesHandle);
 8005f22:	4b2f      	ldr	r3, [pc, #188]	; (8005fe0 <StartEscritaDisplay+0xe4>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fd fbc4 	bl	80036b4 <osMutexRelease>

	  osMutexWait(MtxAceleradorHandle, 1000);
 8005f2c:	4b2e      	ldr	r3, [pc, #184]	; (8005fe8 <StartEscritaDisplay+0xec>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7fd fb6d 	bl	8003614 <osMutexWait>
	  aceleracaoLocal = aceleradorGlobal;
 8005f3a:	4b2c      	ldr	r3, [pc, #176]	; (8005fec <StartEscritaDisplay+0xf0>)
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  oxigenioLocal = sensorOxg_TempGlobal[0];
 8005f42:	4b2b      	ldr	r3, [pc, #172]	; (8005ff0 <StartEscritaDisplay+0xf4>)
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	  temperaturaLocal = sensorOxg_TempGlobal[1];
 8005f4a:	4b29      	ldr	r3, [pc, #164]	; (8005ff0 <StartEscritaDisplay+0xf4>)
 8005f4c:	785b      	ldrb	r3, [r3, #1]
 8005f4e:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	  osMutexRelease(MtxAceleradorHandle);
 8005f52:	4b25      	ldr	r3, [pc, #148]	; (8005fe8 <StartEscritaDisplay+0xec>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fd fbac 	bl	80036b4 <osMutexRelease>

	  sprintf(bufferAcelerador, "Injecao: %d\r\n", informacoesLocal[0]);
 8005f5c:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8005f60:	461a      	mov	r2, r3
 8005f62:	f107 0308 	add.w	r3, r7, #8
 8005f66:	4923      	ldr	r1, [pc, #140]	; (8005ff4 <StartEscritaDisplay+0xf8>)
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 fb07 	bl	800657c <siprintf>
	  LCD_Write_String(0, 0, bufferAcelerador);
 8005f6e:	f107 0308 	add.w	r3, r7, #8
 8005f72:	461a      	mov	r2, r3
 8005f74:	2100      	movs	r1, #0
 8005f76:	2000      	movs	r0, #0
 8005f78:	f000 fa20 	bl	80063bc <LCD_Write_String>

	  sprintf(bufferAcelerador, "Aceleracao: %d\r\n", aceleracaoLocal);
 8005f7c:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8005f80:	f107 0308 	add.w	r3, r7, #8
 8005f84:	491c      	ldr	r1, [pc, #112]	; (8005ff8 <StartEscritaDisplay+0xfc>)
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 faf8 	bl	800657c <siprintf>
	  LCD_Write_String(0, 1, bufferAcelerador);
 8005f8c:	f107 0308 	add.w	r3, r7, #8
 8005f90:	461a      	mov	r2, r3
 8005f92:	2101      	movs	r1, #1
 8005f94:	2000      	movs	r0, #0
 8005f96:	f000 fa11 	bl	80063bc <LCD_Write_String>

	  sprintf(bufferAcelerador, "Temp: %d\r\n", temperaturaLocal);
 8005f9a:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8005f9e:	f107 0308 	add.w	r3, r7, #8
 8005fa2:	4916      	ldr	r1, [pc, #88]	; (8005ffc <StartEscritaDisplay+0x100>)
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 fae9 	bl	800657c <siprintf>
	  LCD_Write_String(0, 2, bufferAcelerador);
 8005faa:	f107 0308 	add.w	r3, r7, #8
 8005fae:	461a      	mov	r2, r3
 8005fb0:	2102      	movs	r1, #2
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	f000 fa02 	bl	80063bc <LCD_Write_String>

	  sprintf(bufferAcelerador, "Oxigenio: %d\r\n", oxigenioLocal);
 8005fb8:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 8005fbc:	f107 0308 	add.w	r3, r7, #8
 8005fc0:	490f      	ldr	r1, [pc, #60]	; (8006000 <StartEscritaDisplay+0x104>)
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fada 	bl	800657c <siprintf>
	  LCD_Write_String(0, 3, bufferAcelerador);
 8005fc8:	f107 0308 	add.w	r3, r7, #8
 8005fcc:	461a      	mov	r2, r3
 8005fce:	2103      	movs	r1, #3
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f000 f9f3 	bl	80063bc <LCD_Write_String>
	  osDelay(10);
 8005fd6:	200a      	movs	r0, #10
 8005fd8:	f7fd fafb 	bl	80035d2 <osDelay>
	  osMutexWait(MtxInformacoesHandle, 1000);
 8005fdc:	e792      	b.n	8005f04 <StartEscritaDisplay+0x8>
 8005fde:	bf00      	nop
 8005fe0:	200014d0 	.word	0x200014d0
 8005fe4:	200014d4 	.word	0x200014d4
 8005fe8:	200014cc 	.word	0x200014cc
 8005fec:	200015bc 	.word	0x200015bc
 8005ff0:	200014c0 	.word	0x200014c0
 8005ff4:	08006e74 	.word	0x08006e74
 8005ff8:	08006e84 	.word	0x08006e84
 8005ffc:	08006e98 	.word	0x08006e98
 8006000:	08006ea4 	.word	0x08006ea4

08006004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006004:	b480      	push	{r7}
 8006006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006008:	bf00      	nop
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
	...

08006014 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800601a:	4b11      	ldr	r3, [pc, #68]	; (8006060 <HAL_MspInit+0x4c>)
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	4a10      	ldr	r2, [pc, #64]	; (8006060 <HAL_MspInit+0x4c>)
 8006020:	f043 0301 	orr.w	r3, r3, #1
 8006024:	6193      	str	r3, [r2, #24]
 8006026:	4b0e      	ldr	r3, [pc, #56]	; (8006060 <HAL_MspInit+0x4c>)
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	607b      	str	r3, [r7, #4]
 8006030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006032:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <HAL_MspInit+0x4c>)
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	4a0a      	ldr	r2, [pc, #40]	; (8006060 <HAL_MspInit+0x4c>)
 8006038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603c:	61d3      	str	r3, [r2, #28]
 800603e:	4b08      	ldr	r3, [pc, #32]	; (8006060 <HAL_MspInit+0x4c>)
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800604a:	2200      	movs	r2, #0
 800604c:	210f      	movs	r1, #15
 800604e:	f06f 0001 	mvn.w	r0, #1
 8006052:	f7fa fe26 	bl	8000ca2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006056:	bf00      	nop
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	40021000 	.word	0x40021000

08006064 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b08a      	sub	sp, #40	; 0x28
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800606c:	f107 0314 	add.w	r3, r7, #20
 8006070:	2200      	movs	r2, #0
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	605a      	str	r2, [r3, #4]
 8006076:	609a      	str	r2, [r3, #8]
 8006078:	60da      	str	r2, [r3, #12]
 800607a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a17      	ldr	r2, [pc, #92]	; (80060e0 <HAL_SPI_MspInit+0x7c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d127      	bne.n	80060d6 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006086:	4b17      	ldr	r3, [pc, #92]	; (80060e4 <HAL_SPI_MspInit+0x80>)
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	4a16      	ldr	r2, [pc, #88]	; (80060e4 <HAL_SPI_MspInit+0x80>)
 800608c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006090:	6193      	str	r3, [r2, #24]
 8006092:	4b14      	ldr	r3, [pc, #80]	; (80060e4 <HAL_SPI_MspInit+0x80>)
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800609a:	613b      	str	r3, [r7, #16]
 800609c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800609e:	4b11      	ldr	r3, [pc, #68]	; (80060e4 <HAL_SPI_MspInit+0x80>)
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	4a10      	ldr	r2, [pc, #64]	; (80060e4 <HAL_SPI_MspInit+0x80>)
 80060a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060a8:	6153      	str	r3, [r2, #20]
 80060aa:	4b0e      	ldr	r3, [pc, #56]	; (80060e4 <HAL_SPI_MspInit+0x80>)
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80060b6:	2338      	movs	r3, #56	; 0x38
 80060b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ba:	2302      	movs	r3, #2
 80060bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060be:	2300      	movs	r3, #0
 80060c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80060c2:	2303      	movs	r3, #3
 80060c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80060c6:	2305      	movs	r3, #5
 80060c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060ca:	f107 0314 	add.w	r3, r7, #20
 80060ce:	4619      	mov	r1, r3
 80060d0:	4805      	ldr	r0, [pc, #20]	; (80060e8 <HAL_SPI_MspInit+0x84>)
 80060d2:	f7fa fe0f 	bl	8000cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80060d6:	bf00      	nop
 80060d8:	3728      	adds	r7, #40	; 0x28
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	40013000 	.word	0x40013000
 80060e4:	40021000 	.word	0x40021000
 80060e8:	48000400 	.word	0x48000400

080060ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08a      	sub	sp, #40	; 0x28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060f4:	f107 0314 	add.w	r3, r7, #20
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	605a      	str	r2, [r3, #4]
 80060fe:	609a      	str	r2, [r3, #8]
 8006100:	60da      	str	r2, [r3, #12]
 8006102:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a17      	ldr	r2, [pc, #92]	; (8006168 <HAL_UART_MspInit+0x7c>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d128      	bne.n	8006160 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800610e:	4b17      	ldr	r3, [pc, #92]	; (800616c <HAL_UART_MspInit+0x80>)
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	4a16      	ldr	r2, [pc, #88]	; (800616c <HAL_UART_MspInit+0x80>)
 8006114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006118:	61d3      	str	r3, [r2, #28]
 800611a:	4b14      	ldr	r3, [pc, #80]	; (800616c <HAL_UART_MspInit+0x80>)
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006122:	613b      	str	r3, [r7, #16]
 8006124:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006126:	4b11      	ldr	r3, [pc, #68]	; (800616c <HAL_UART_MspInit+0x80>)
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	4a10      	ldr	r2, [pc, #64]	; (800616c <HAL_UART_MspInit+0x80>)
 800612c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006130:	6153      	str	r3, [r2, #20]
 8006132:	4b0e      	ldr	r3, [pc, #56]	; (800616c <HAL_UART_MspInit+0x80>)
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800613e:	230c      	movs	r3, #12
 8006140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006142:	2302      	movs	r3, #2
 8006144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006146:	2300      	movs	r3, #0
 8006148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800614a:	2303      	movs	r3, #3
 800614c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800614e:	2307      	movs	r3, #7
 8006150:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006152:	f107 0314 	add.w	r3, r7, #20
 8006156:	4619      	mov	r1, r3
 8006158:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800615c:	f7fa fdca 	bl	8000cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006160:	bf00      	nop
 8006162:	3728      	adds	r7, #40	; 0x28
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40004400 	.word	0x40004400
 800616c:	40021000 	.word	0x40021000

08006170 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006174:	bf00      	nop
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800617e:	b480      	push	{r7}
 8006180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006182:	e7fe      	b.n	8006182 <HardFault_Handler+0x4>

08006184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006184:	b480      	push	{r7}
 8006186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006188:	e7fe      	b.n	8006188 <MemManage_Handler+0x4>

0800618a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800618a:	b480      	push	{r7}
 800618c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800618e:	e7fe      	b.n	800618e <BusFault_Handler+0x4>

08006190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006194:	e7fe      	b.n	8006194 <UsageFault_Handler+0x4>

08006196 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006196:	b480      	push	{r7}
 8006198:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800619a:	bf00      	nop
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80061a8:	f7fa fc9e 	bl	8000ae8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80061ac:	f7fe fdc2 	bl	8004d34 <xTaskGetSchedulerState>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d001      	beq.n	80061ba <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80061b6:	f7ff f8df 	bl	8005378 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80061ba:	bf00      	nop
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80061c8:	4b11      	ldr	r3, [pc, #68]	; (8006210 <_sbrk+0x50>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d102      	bne.n	80061d6 <_sbrk+0x16>
		heap_end = &end;
 80061d0:	4b0f      	ldr	r3, [pc, #60]	; (8006210 <_sbrk+0x50>)
 80061d2:	4a10      	ldr	r2, [pc, #64]	; (8006214 <_sbrk+0x54>)
 80061d4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80061d6:	4b0e      	ldr	r3, [pc, #56]	; (8006210 <_sbrk+0x50>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80061dc:	4b0c      	ldr	r3, [pc, #48]	; (8006210 <_sbrk+0x50>)
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4413      	add	r3, r2
 80061e4:	466a      	mov	r2, sp
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d907      	bls.n	80061fa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80061ea:	f000 f989 	bl	8006500 <__errno>
 80061ee:	4602      	mov	r2, r0
 80061f0:	230c      	movs	r3, #12
 80061f2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80061f4:	f04f 33ff 	mov.w	r3, #4294967295
 80061f8:	e006      	b.n	8006208 <_sbrk+0x48>
	}

	heap_end += incr;
 80061fa:	4b05      	ldr	r3, [pc, #20]	; (8006210 <_sbrk+0x50>)
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4413      	add	r3, r2
 8006202:	4a03      	ldr	r2, [pc, #12]	; (8006210 <_sbrk+0x50>)
 8006204:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006206:	68fb      	ldr	r3, [r7, #12]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	200014a4 	.word	0x200014a4
 8006214:	200015c8 	.word	0x200015c8

08006218 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800621c:	4b1f      	ldr	r3, [pc, #124]	; (800629c <SystemInit+0x84>)
 800621e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006222:	4a1e      	ldr	r2, [pc, #120]	; (800629c <SystemInit+0x84>)
 8006224:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006228:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800622c:	4b1c      	ldr	r3, [pc, #112]	; (80062a0 <SystemInit+0x88>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a1b      	ldr	r2, [pc, #108]	; (80062a0 <SystemInit+0x88>)
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8006238:	4b19      	ldr	r3, [pc, #100]	; (80062a0 <SystemInit+0x88>)
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	4918      	ldr	r1, [pc, #96]	; (80062a0 <SystemInit+0x88>)
 800623e:	4b19      	ldr	r3, [pc, #100]	; (80062a4 <SystemInit+0x8c>)
 8006240:	4013      	ands	r3, r2
 8006242:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006244:	4b16      	ldr	r3, [pc, #88]	; (80062a0 <SystemInit+0x88>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a15      	ldr	r2, [pc, #84]	; (80062a0 <SystemInit+0x88>)
 800624a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800624e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006252:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006254:	4b12      	ldr	r3, [pc, #72]	; (80062a0 <SystemInit+0x88>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a11      	ldr	r2, [pc, #68]	; (80062a0 <SystemInit+0x88>)
 800625a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800625e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006260:	4b0f      	ldr	r3, [pc, #60]	; (80062a0 <SystemInit+0x88>)
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	4a0e      	ldr	r2, [pc, #56]	; (80062a0 <SystemInit+0x88>)
 8006266:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800626a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800626c:	4b0c      	ldr	r3, [pc, #48]	; (80062a0 <SystemInit+0x88>)
 800626e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006270:	4a0b      	ldr	r2, [pc, #44]	; (80062a0 <SystemInit+0x88>)
 8006272:	f023 030f 	bic.w	r3, r3, #15
 8006276:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8006278:	4b09      	ldr	r3, [pc, #36]	; (80062a0 <SystemInit+0x88>)
 800627a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800627c:	4908      	ldr	r1, [pc, #32]	; (80062a0 <SystemInit+0x88>)
 800627e:	4b0a      	ldr	r3, [pc, #40]	; (80062a8 <SystemInit+0x90>)
 8006280:	4013      	ands	r3, r2
 8006282:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8006284:	4b06      	ldr	r3, [pc, #24]	; (80062a0 <SystemInit+0x88>)
 8006286:	2200      	movs	r2, #0
 8006288:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800628a:	4b04      	ldr	r3, [pc, #16]	; (800629c <SystemInit+0x84>)
 800628c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006290:	609a      	str	r2, [r3, #8]
#endif
}
 8006292:	bf00      	nop
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	e000ed00 	.word	0xe000ed00
 80062a0:	40021000 	.word	0x40021000
 80062a4:	f87fc00c 	.word	0xf87fc00c
 80062a8:	ff00fccc 	.word	0xff00fccc

080062ac <LCD_Init>:
uint8_t spiOK = 0U;

/**
 * Initialize LCD.
 */
void LCD_Init(void) {
 80062ac:	b580      	push	{r7, lr}
 80062ae:	af00      	add	r7, sp, #0
  LCD_Reset();
 80062b0:	f000 f810 	bl	80062d4 <LCD_Reset>
  LCD_Write_Command(0x21);
 80062b4:	2021      	movs	r0, #33	; 0x21
 80062b6:	f000 f8a1 	bl	80063fc <LCD_Write_Command>
  LCD_Write_Command(0xD0);
 80062ba:	20d0      	movs	r0, #208	; 0xd0
 80062bc:	f000 f89e 	bl	80063fc <LCD_Write_Command>
  LCD_Write_Command(0x20);
 80062c0:	2020      	movs	r0, #32
 80062c2:	f000 f89b 	bl	80063fc <LCD_Write_Command>
  LCD_Write_Command(0x0C);
 80062c6:	200c      	movs	r0, #12
 80062c8:	f000 f898 	bl	80063fc <LCD_Write_Command>
  LCD_Clear();
 80062cc:	f000 f832 	bl	8006334 <LCD_Clear>
}
 80062d0:	bf00      	nop
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <LCD_Reset>:

/**
 * Reset LCD.
 */
void LCD_Reset(void) {
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_RESET_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 80062d8:	2200      	movs	r2, #0
 80062da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062de:	4807      	ldr	r0, [pc, #28]	; (80062fc <LCD_Reset+0x28>)
 80062e0:	f7fa fe7e 	bl	8000fe0 <HAL_GPIO_WritePin>
  osDelay(50);
 80062e4:	2032      	movs	r0, #50	; 0x32
 80062e6:	f7fd f974 	bl	80035d2 <osDelay>
  HAL_GPIO_WritePin(LCD_RESET_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 80062ea:	2201      	movs	r2, #1
 80062ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062f0:	4802      	ldr	r0, [pc, #8]	; (80062fc <LCD_Reset+0x28>)
 80062f2:	f7fa fe75 	bl	8000fe0 <HAL_GPIO_WritePin>
}
 80062f6:	bf00      	nop
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	48000400 	.word	0x48000400

08006300 <LCD_Set_Postion>:
/**
 * Set LCD cursor position.
 * @param PosX X Position
 * @param PosY Y Position
 */
void LCD_Set_Postion(uint8_t PosX, uint8_t PosY) {
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	4603      	mov	r3, r0
 8006308:	460a      	mov	r2, r1
 800630a:	71fb      	strb	r3, [r7, #7]
 800630c:	4613      	mov	r3, r2
 800630e:	71bb      	strb	r3, [r7, #6]
  LCD_Write_Command(0x40 | PosY);
 8006310:	79bb      	ldrb	r3, [r7, #6]
 8006312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006316:	b2db      	uxtb	r3, r3
 8006318:	4618      	mov	r0, r3
 800631a:	f000 f86f 	bl	80063fc <LCD_Write_Command>
  LCD_Write_Command(0x80 | PosX);
 800631e:	79fb      	ldrb	r3, [r7, #7]
 8006320:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006324:	b2db      	uxtb	r3, r3
 8006326:	4618      	mov	r0, r3
 8006328:	f000 f868 	bl	80063fc <LCD_Write_Command>
}
 800632c:	bf00      	nop
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <LCD_Clear>:

/**
 * Clear all contents on LCD.
 */
void LCD_Clear(void) {
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
  uint8_t t;
  uint8_t k;
  LCD_Set_Postion(0,0);
 800633a:	2100      	movs	r1, #0
 800633c:	2000      	movs	r0, #0
 800633e:	f7ff ffdf 	bl	8006300 <LCD_Set_Postion>
  for(t=0;t<6;t++)
 8006342:	2300      	movs	r3, #0
 8006344:	71fb      	strb	r3, [r7, #7]
 8006346:	e00e      	b.n	8006366 <LCD_Clear+0x32>
  {
    for(k=0;k<84;k++)
 8006348:	2300      	movs	r3, #0
 800634a:	71bb      	strb	r3, [r7, #6]
 800634c:	e005      	b.n	800635a <LCD_Clear+0x26>
    {
      LCD_Write_Data(0x00);
 800634e:	2000      	movs	r0, #0
 8006350:	f000 f880 	bl	8006454 <LCD_Write_Data>
    for(k=0;k<84;k++)
 8006354:	79bb      	ldrb	r3, [r7, #6]
 8006356:	3301      	adds	r3, #1
 8006358:	71bb      	strb	r3, [r7, #6]
 800635a:	79bb      	ldrb	r3, [r7, #6]
 800635c:	2b53      	cmp	r3, #83	; 0x53
 800635e:	d9f6      	bls.n	800634e <LCD_Clear+0x1a>
  for(t=0;t<6;t++)
 8006360:	79fb      	ldrb	r3, [r7, #7]
 8006362:	3301      	adds	r3, #1
 8006364:	71fb      	strb	r3, [r7, #7]
 8006366:	79fb      	ldrb	r3, [r7, #7]
 8006368:	2b05      	cmp	r3, #5
 800636a:	d9ed      	bls.n	8006348 <LCD_Clear+0x14>
    }
  }
}
 800636c:	bf00      	nop
 800636e:	3708      	adds	r7, #8
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <LCD_Write_Char>:

/**
 * Write a single char to LCD.
 * @param ch char to write.
 */
void LCD_Write_Char(uint8_t ch) {
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	71fb      	strb	r3, [r7, #7]
  uint8_t line;
  ch -= 32;
 800637e:	79fb      	ldrb	r3, [r7, #7]
 8006380:	3b20      	subs	r3, #32
 8006382:	71fb      	strb	r3, [r7, #7]
  for (line=0; line<6; line++) LCD_Write_Data(font6x8[ch][line]);
 8006384:	2300      	movs	r3, #0
 8006386:	73fb      	strb	r3, [r7, #15]
 8006388:	e00f      	b.n	80063aa <LCD_Write_Char+0x36>
 800638a:	79fa      	ldrb	r2, [r7, #7]
 800638c:	7bf9      	ldrb	r1, [r7, #15]
 800638e:	480a      	ldr	r0, [pc, #40]	; (80063b8 <LCD_Write_Char+0x44>)
 8006390:	4613      	mov	r3, r2
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	4413      	add	r3, r2
 8006396:	005b      	lsls	r3, r3, #1
 8006398:	4403      	add	r3, r0
 800639a:	440b      	add	r3, r1
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 f858 	bl	8006454 <LCD_Write_Data>
 80063a4:	7bfb      	ldrb	r3, [r7, #15]
 80063a6:	3301      	adds	r3, #1
 80063a8:	73fb      	strb	r3, [r7, #15]
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
 80063ac:	2b05      	cmp	r3, #5
 80063ae:	d9ec      	bls.n	800638a <LCD_Write_Char+0x16>
}
 80063b0:	bf00      	nop
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	08006eec 	.word	0x08006eec

080063bc <LCD_Write_String>:
 * Write a string to LCD.
 * @param PosX X start point
 * @param PosY Y start point
 * @param str  string to write.
 */
void LCD_Write_String(uint8_t PosX, uint8_t PosY, char * str) {
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4603      	mov	r3, r0
 80063c4:	603a      	str	r2, [r7, #0]
 80063c6:	71fb      	strb	r3, [r7, #7]
 80063c8:	460b      	mov	r3, r1
 80063ca:	71bb      	strb	r3, [r7, #6]
  LCD_Set_Postion(PosX, PosY);
 80063cc:	79ba      	ldrb	r2, [r7, #6]
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	4611      	mov	r1, r2
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7ff ff94 	bl	8006300 <LCD_Set_Postion>
  while(* str) {
 80063d8:	e007      	b.n	80063ea <LCD_Write_String+0x2e>
    LCD_Write_Char(* str);
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff ffc8 	bl	8006374 <LCD_Write_Char>
    str ++;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	3301      	adds	r3, #1
 80063e8:	603b      	str	r3, [r7, #0]
  while(* str) {
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1f3      	bne.n	80063da <LCD_Write_String+0x1e>
  }
}
 80063f2:	bf00      	nop
 80063f4:	3708      	adds	r7, #8
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <LCD_Write_Command>:

/**
 * Write LCD command to SPI
 * @param cmd command to write.
 */
void LCD_Write_Command(uint8_t cmd) {
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	4603      	mov	r3, r0
 8006404:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_CE_PORT, LCD_CE_PIN, GPIO_PIN_RESET);
 8006406:	2200      	movs	r2, #0
 8006408:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800640c:	480f      	ldr	r0, [pc, #60]	; (800644c <LCD_Write_Command+0x50>)
 800640e:	f7fa fde7 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8006412:	2200      	movs	r2, #0
 8006414:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006418:	480c      	ldr	r0, [pc, #48]	; (800644c <LCD_Write_Command+0x50>)
 800641a:	f7fa fde1 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&LCD_SPI_INTERFACE, &cmd, 0x01, 1000);
 800641e:	1df9      	adds	r1, r7, #7
 8006420:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006424:	2201      	movs	r2, #1
 8006426:	480a      	ldr	r0, [pc, #40]	; (8006450 <LCD_Write_Command+0x54>)
 8006428:	f7fb ffa0 	bl	800236c <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LCD_CE_PORT, LCD_CE_PIN, GPIO_PIN_SET);
 800642c:	2201      	movs	r2, #1
 800642e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006432:	4806      	ldr	r0, [pc, #24]	; (800644c <LCD_Write_Command+0x50>)
 8006434:	f7fa fdd4 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8006438:	2201      	movs	r2, #1
 800643a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800643e:	4803      	ldr	r0, [pc, #12]	; (800644c <LCD_Write_Command+0x50>)
 8006440:	f7fa fdce 	bl	8000fe0 <HAL_GPIO_WritePin>
}
 8006444:	bf00      	nop
 8006446:	3708      	adds	r7, #8
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	48000800 	.word	0x48000800
 8006450:	200014dc 	.word	0x200014dc

08006454 <LCD_Write_Data>:

/**
 * Write LCD data to SPI
 * @param data data to write.
 */
void LCD_Write_Data(uint8_t data) {
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_CE_PORT, LCD_CE_PIN, GPIO_PIN_RESET);
 800645e:	2200      	movs	r2, #0
 8006460:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006464:	480f      	ldr	r0, [pc, #60]	; (80064a4 <LCD_Write_Data+0x50>)
 8006466:	f7fa fdbb 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 800646a:	2201      	movs	r2, #1
 800646c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006470:	480c      	ldr	r0, [pc, #48]	; (80064a4 <LCD_Write_Data+0x50>)
 8006472:	f7fa fdb5 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&LCD_SPI_INTERFACE, &data, 0x01, 1000);
 8006476:	1df9      	adds	r1, r7, #7
 8006478:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800647c:	2201      	movs	r2, #1
 800647e:	480a      	ldr	r0, [pc, #40]	; (80064a8 <LCD_Write_Data+0x54>)
 8006480:	f7fb ff74 	bl	800236c <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LCD_CE_PORT, LCD_CE_PIN, GPIO_PIN_SET);
 8006484:	2201      	movs	r2, #1
 8006486:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800648a:	4806      	ldr	r0, [pc, #24]	; (80064a4 <LCD_Write_Data+0x50>)
 800648c:	f7fa fda8 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8006490:	2200      	movs	r2, #0
 8006492:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006496:	4803      	ldr	r0, [pc, #12]	; (80064a4 <LCD_Write_Data+0x50>)
 8006498:	f7fa fda2 	bl	8000fe0 <HAL_GPIO_WritePin>
}
 800649c:	bf00      	nop
 800649e:	3708      	adds	r7, #8
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	48000800 	.word	0x48000800
 80064a8:	200014dc 	.word	0x200014dc

080064ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80064ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80064e4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80064b0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80064b2:	e003      	b.n	80064bc <LoopCopyDataInit>

080064b4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80064b4:	4b0c      	ldr	r3, [pc, #48]	; (80064e8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80064b6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80064b8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80064ba:	3104      	adds	r1, #4

080064bc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80064bc:	480b      	ldr	r0, [pc, #44]	; (80064ec <LoopForever+0xa>)
	ldr	r3, =_edata
 80064be:	4b0c      	ldr	r3, [pc, #48]	; (80064f0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80064c0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80064c2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80064c4:	d3f6      	bcc.n	80064b4 <CopyDataInit>
	ldr	r2, =_sbss
 80064c6:	4a0b      	ldr	r2, [pc, #44]	; (80064f4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80064c8:	e002      	b.n	80064d0 <LoopFillZerobss>

080064ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80064ca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80064cc:	f842 3b04 	str.w	r3, [r2], #4

080064d0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80064d0:	4b09      	ldr	r3, [pc, #36]	; (80064f8 <LoopForever+0x16>)
	cmp	r2, r3
 80064d2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80064d4:	d3f9      	bcc.n	80064ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80064d6:	f7ff fe9f 	bl	8006218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80064da:	f000 f817 	bl	800650c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80064de:	f7ff f9a5 	bl	800582c <main>

080064e2 <LoopForever>:

LoopForever:
    b LoopForever
 80064e2:	e7fe      	b.n	80064e2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80064e4:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80064e8:	08007150 	.word	0x08007150
	ldr	r0, =_sdata
 80064ec:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80064f0:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 80064f4:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 80064f8:	200015c8 	.word	0x200015c8

080064fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80064fc:	e7fe      	b.n	80064fc <ADC1_2_IRQHandler>
	...

08006500 <__errno>:
 8006500:	4b01      	ldr	r3, [pc, #4]	; (8006508 <__errno+0x8>)
 8006502:	6818      	ldr	r0, [r3, #0]
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	20000010 	.word	0x20000010

0800650c <__libc_init_array>:
 800650c:	b570      	push	{r4, r5, r6, lr}
 800650e:	4e0d      	ldr	r6, [pc, #52]	; (8006544 <__libc_init_array+0x38>)
 8006510:	4c0d      	ldr	r4, [pc, #52]	; (8006548 <__libc_init_array+0x3c>)
 8006512:	1ba4      	subs	r4, r4, r6
 8006514:	10a4      	asrs	r4, r4, #2
 8006516:	2500      	movs	r5, #0
 8006518:	42a5      	cmp	r5, r4
 800651a:	d109      	bne.n	8006530 <__libc_init_array+0x24>
 800651c:	4e0b      	ldr	r6, [pc, #44]	; (800654c <__libc_init_array+0x40>)
 800651e:	4c0c      	ldr	r4, [pc, #48]	; (8006550 <__libc_init_array+0x44>)
 8006520:	f000 fc28 	bl	8006d74 <_init>
 8006524:	1ba4      	subs	r4, r4, r6
 8006526:	10a4      	asrs	r4, r4, #2
 8006528:	2500      	movs	r5, #0
 800652a:	42a5      	cmp	r5, r4
 800652c:	d105      	bne.n	800653a <__libc_init_array+0x2e>
 800652e:	bd70      	pop	{r4, r5, r6, pc}
 8006530:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006534:	4798      	blx	r3
 8006536:	3501      	adds	r5, #1
 8006538:	e7ee      	b.n	8006518 <__libc_init_array+0xc>
 800653a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800653e:	4798      	blx	r3
 8006540:	3501      	adds	r5, #1
 8006542:	e7f2      	b.n	800652a <__libc_init_array+0x1e>
 8006544:	08007148 	.word	0x08007148
 8006548:	08007148 	.word	0x08007148
 800654c:	08007148 	.word	0x08007148
 8006550:	0800714c 	.word	0x0800714c

08006554 <memcpy>:
 8006554:	b510      	push	{r4, lr}
 8006556:	1e43      	subs	r3, r0, #1
 8006558:	440a      	add	r2, r1
 800655a:	4291      	cmp	r1, r2
 800655c:	d100      	bne.n	8006560 <memcpy+0xc>
 800655e:	bd10      	pop	{r4, pc}
 8006560:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006564:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006568:	e7f7      	b.n	800655a <memcpy+0x6>

0800656a <memset>:
 800656a:	4402      	add	r2, r0
 800656c:	4603      	mov	r3, r0
 800656e:	4293      	cmp	r3, r2
 8006570:	d100      	bne.n	8006574 <memset+0xa>
 8006572:	4770      	bx	lr
 8006574:	f803 1b01 	strb.w	r1, [r3], #1
 8006578:	e7f9      	b.n	800656e <memset+0x4>
	...

0800657c <siprintf>:
 800657c:	b40e      	push	{r1, r2, r3}
 800657e:	b500      	push	{lr}
 8006580:	b09c      	sub	sp, #112	; 0x70
 8006582:	ab1d      	add	r3, sp, #116	; 0x74
 8006584:	9002      	str	r0, [sp, #8]
 8006586:	9006      	str	r0, [sp, #24]
 8006588:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800658c:	4809      	ldr	r0, [pc, #36]	; (80065b4 <siprintf+0x38>)
 800658e:	9107      	str	r1, [sp, #28]
 8006590:	9104      	str	r1, [sp, #16]
 8006592:	4909      	ldr	r1, [pc, #36]	; (80065b8 <siprintf+0x3c>)
 8006594:	f853 2b04 	ldr.w	r2, [r3], #4
 8006598:	9105      	str	r1, [sp, #20]
 800659a:	6800      	ldr	r0, [r0, #0]
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	a902      	add	r1, sp, #8
 80065a0:	f000 f866 	bl	8006670 <_svfiprintf_r>
 80065a4:	9b02      	ldr	r3, [sp, #8]
 80065a6:	2200      	movs	r2, #0
 80065a8:	701a      	strb	r2, [r3, #0]
 80065aa:	b01c      	add	sp, #112	; 0x70
 80065ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80065b0:	b003      	add	sp, #12
 80065b2:	4770      	bx	lr
 80065b4:	20000010 	.word	0x20000010
 80065b8:	ffff0208 	.word	0xffff0208

080065bc <__ssputs_r>:
 80065bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c0:	688e      	ldr	r6, [r1, #8]
 80065c2:	429e      	cmp	r6, r3
 80065c4:	4682      	mov	sl, r0
 80065c6:	460c      	mov	r4, r1
 80065c8:	4690      	mov	r8, r2
 80065ca:	4699      	mov	r9, r3
 80065cc:	d837      	bhi.n	800663e <__ssputs_r+0x82>
 80065ce:	898a      	ldrh	r2, [r1, #12]
 80065d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80065d4:	d031      	beq.n	800663a <__ssputs_r+0x7e>
 80065d6:	6825      	ldr	r5, [r4, #0]
 80065d8:	6909      	ldr	r1, [r1, #16]
 80065da:	1a6f      	subs	r7, r5, r1
 80065dc:	6965      	ldr	r5, [r4, #20]
 80065de:	2302      	movs	r3, #2
 80065e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80065e4:	fb95 f5f3 	sdiv	r5, r5, r3
 80065e8:	f109 0301 	add.w	r3, r9, #1
 80065ec:	443b      	add	r3, r7
 80065ee:	429d      	cmp	r5, r3
 80065f0:	bf38      	it	cc
 80065f2:	461d      	movcc	r5, r3
 80065f4:	0553      	lsls	r3, r2, #21
 80065f6:	d530      	bpl.n	800665a <__ssputs_r+0x9e>
 80065f8:	4629      	mov	r1, r5
 80065fa:	f000 fb21 	bl	8006c40 <_malloc_r>
 80065fe:	4606      	mov	r6, r0
 8006600:	b950      	cbnz	r0, 8006618 <__ssputs_r+0x5c>
 8006602:	230c      	movs	r3, #12
 8006604:	f8ca 3000 	str.w	r3, [sl]
 8006608:	89a3      	ldrh	r3, [r4, #12]
 800660a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800660e:	81a3      	strh	r3, [r4, #12]
 8006610:	f04f 30ff 	mov.w	r0, #4294967295
 8006614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006618:	463a      	mov	r2, r7
 800661a:	6921      	ldr	r1, [r4, #16]
 800661c:	f7ff ff9a 	bl	8006554 <memcpy>
 8006620:	89a3      	ldrh	r3, [r4, #12]
 8006622:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800662a:	81a3      	strh	r3, [r4, #12]
 800662c:	6126      	str	r6, [r4, #16]
 800662e:	6165      	str	r5, [r4, #20]
 8006630:	443e      	add	r6, r7
 8006632:	1bed      	subs	r5, r5, r7
 8006634:	6026      	str	r6, [r4, #0]
 8006636:	60a5      	str	r5, [r4, #8]
 8006638:	464e      	mov	r6, r9
 800663a:	454e      	cmp	r6, r9
 800663c:	d900      	bls.n	8006640 <__ssputs_r+0x84>
 800663e:	464e      	mov	r6, r9
 8006640:	4632      	mov	r2, r6
 8006642:	4641      	mov	r1, r8
 8006644:	6820      	ldr	r0, [r4, #0]
 8006646:	f000 fa93 	bl	8006b70 <memmove>
 800664a:	68a3      	ldr	r3, [r4, #8]
 800664c:	1b9b      	subs	r3, r3, r6
 800664e:	60a3      	str	r3, [r4, #8]
 8006650:	6823      	ldr	r3, [r4, #0]
 8006652:	441e      	add	r6, r3
 8006654:	6026      	str	r6, [r4, #0]
 8006656:	2000      	movs	r0, #0
 8006658:	e7dc      	b.n	8006614 <__ssputs_r+0x58>
 800665a:	462a      	mov	r2, r5
 800665c:	f000 fb4a 	bl	8006cf4 <_realloc_r>
 8006660:	4606      	mov	r6, r0
 8006662:	2800      	cmp	r0, #0
 8006664:	d1e2      	bne.n	800662c <__ssputs_r+0x70>
 8006666:	6921      	ldr	r1, [r4, #16]
 8006668:	4650      	mov	r0, sl
 800666a:	f000 fa9b 	bl	8006ba4 <_free_r>
 800666e:	e7c8      	b.n	8006602 <__ssputs_r+0x46>

08006670 <_svfiprintf_r>:
 8006670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006674:	461d      	mov	r5, r3
 8006676:	898b      	ldrh	r3, [r1, #12]
 8006678:	061f      	lsls	r7, r3, #24
 800667a:	b09d      	sub	sp, #116	; 0x74
 800667c:	4680      	mov	r8, r0
 800667e:	460c      	mov	r4, r1
 8006680:	4616      	mov	r6, r2
 8006682:	d50f      	bpl.n	80066a4 <_svfiprintf_r+0x34>
 8006684:	690b      	ldr	r3, [r1, #16]
 8006686:	b96b      	cbnz	r3, 80066a4 <_svfiprintf_r+0x34>
 8006688:	2140      	movs	r1, #64	; 0x40
 800668a:	f000 fad9 	bl	8006c40 <_malloc_r>
 800668e:	6020      	str	r0, [r4, #0]
 8006690:	6120      	str	r0, [r4, #16]
 8006692:	b928      	cbnz	r0, 80066a0 <_svfiprintf_r+0x30>
 8006694:	230c      	movs	r3, #12
 8006696:	f8c8 3000 	str.w	r3, [r8]
 800669a:	f04f 30ff 	mov.w	r0, #4294967295
 800669e:	e0c8      	b.n	8006832 <_svfiprintf_r+0x1c2>
 80066a0:	2340      	movs	r3, #64	; 0x40
 80066a2:	6163      	str	r3, [r4, #20]
 80066a4:	2300      	movs	r3, #0
 80066a6:	9309      	str	r3, [sp, #36]	; 0x24
 80066a8:	2320      	movs	r3, #32
 80066aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066ae:	2330      	movs	r3, #48	; 0x30
 80066b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066b4:	9503      	str	r5, [sp, #12]
 80066b6:	f04f 0b01 	mov.w	fp, #1
 80066ba:	4637      	mov	r7, r6
 80066bc:	463d      	mov	r5, r7
 80066be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80066c2:	b10b      	cbz	r3, 80066c8 <_svfiprintf_r+0x58>
 80066c4:	2b25      	cmp	r3, #37	; 0x25
 80066c6:	d13e      	bne.n	8006746 <_svfiprintf_r+0xd6>
 80066c8:	ebb7 0a06 	subs.w	sl, r7, r6
 80066cc:	d00b      	beq.n	80066e6 <_svfiprintf_r+0x76>
 80066ce:	4653      	mov	r3, sl
 80066d0:	4632      	mov	r2, r6
 80066d2:	4621      	mov	r1, r4
 80066d4:	4640      	mov	r0, r8
 80066d6:	f7ff ff71 	bl	80065bc <__ssputs_r>
 80066da:	3001      	adds	r0, #1
 80066dc:	f000 80a4 	beq.w	8006828 <_svfiprintf_r+0x1b8>
 80066e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e2:	4453      	add	r3, sl
 80066e4:	9309      	str	r3, [sp, #36]	; 0x24
 80066e6:	783b      	ldrb	r3, [r7, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 809d 	beq.w	8006828 <_svfiprintf_r+0x1b8>
 80066ee:	2300      	movs	r3, #0
 80066f0:	f04f 32ff 	mov.w	r2, #4294967295
 80066f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066f8:	9304      	str	r3, [sp, #16]
 80066fa:	9307      	str	r3, [sp, #28]
 80066fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006700:	931a      	str	r3, [sp, #104]	; 0x68
 8006702:	462f      	mov	r7, r5
 8006704:	2205      	movs	r2, #5
 8006706:	f817 1b01 	ldrb.w	r1, [r7], #1
 800670a:	4850      	ldr	r0, [pc, #320]	; (800684c <_svfiprintf_r+0x1dc>)
 800670c:	f7f9 fd60 	bl	80001d0 <memchr>
 8006710:	9b04      	ldr	r3, [sp, #16]
 8006712:	b9d0      	cbnz	r0, 800674a <_svfiprintf_r+0xda>
 8006714:	06d9      	lsls	r1, r3, #27
 8006716:	bf44      	itt	mi
 8006718:	2220      	movmi	r2, #32
 800671a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800671e:	071a      	lsls	r2, r3, #28
 8006720:	bf44      	itt	mi
 8006722:	222b      	movmi	r2, #43	; 0x2b
 8006724:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006728:	782a      	ldrb	r2, [r5, #0]
 800672a:	2a2a      	cmp	r2, #42	; 0x2a
 800672c:	d015      	beq.n	800675a <_svfiprintf_r+0xea>
 800672e:	9a07      	ldr	r2, [sp, #28]
 8006730:	462f      	mov	r7, r5
 8006732:	2000      	movs	r0, #0
 8006734:	250a      	movs	r5, #10
 8006736:	4639      	mov	r1, r7
 8006738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800673c:	3b30      	subs	r3, #48	; 0x30
 800673e:	2b09      	cmp	r3, #9
 8006740:	d94d      	bls.n	80067de <_svfiprintf_r+0x16e>
 8006742:	b1b8      	cbz	r0, 8006774 <_svfiprintf_r+0x104>
 8006744:	e00f      	b.n	8006766 <_svfiprintf_r+0xf6>
 8006746:	462f      	mov	r7, r5
 8006748:	e7b8      	b.n	80066bc <_svfiprintf_r+0x4c>
 800674a:	4a40      	ldr	r2, [pc, #256]	; (800684c <_svfiprintf_r+0x1dc>)
 800674c:	1a80      	subs	r0, r0, r2
 800674e:	fa0b f000 	lsl.w	r0, fp, r0
 8006752:	4318      	orrs	r0, r3
 8006754:	9004      	str	r0, [sp, #16]
 8006756:	463d      	mov	r5, r7
 8006758:	e7d3      	b.n	8006702 <_svfiprintf_r+0x92>
 800675a:	9a03      	ldr	r2, [sp, #12]
 800675c:	1d11      	adds	r1, r2, #4
 800675e:	6812      	ldr	r2, [r2, #0]
 8006760:	9103      	str	r1, [sp, #12]
 8006762:	2a00      	cmp	r2, #0
 8006764:	db01      	blt.n	800676a <_svfiprintf_r+0xfa>
 8006766:	9207      	str	r2, [sp, #28]
 8006768:	e004      	b.n	8006774 <_svfiprintf_r+0x104>
 800676a:	4252      	negs	r2, r2
 800676c:	f043 0302 	orr.w	r3, r3, #2
 8006770:	9207      	str	r2, [sp, #28]
 8006772:	9304      	str	r3, [sp, #16]
 8006774:	783b      	ldrb	r3, [r7, #0]
 8006776:	2b2e      	cmp	r3, #46	; 0x2e
 8006778:	d10c      	bne.n	8006794 <_svfiprintf_r+0x124>
 800677a:	787b      	ldrb	r3, [r7, #1]
 800677c:	2b2a      	cmp	r3, #42	; 0x2a
 800677e:	d133      	bne.n	80067e8 <_svfiprintf_r+0x178>
 8006780:	9b03      	ldr	r3, [sp, #12]
 8006782:	1d1a      	adds	r2, r3, #4
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	9203      	str	r2, [sp, #12]
 8006788:	2b00      	cmp	r3, #0
 800678a:	bfb8      	it	lt
 800678c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006790:	3702      	adds	r7, #2
 8006792:	9305      	str	r3, [sp, #20]
 8006794:	4d2e      	ldr	r5, [pc, #184]	; (8006850 <_svfiprintf_r+0x1e0>)
 8006796:	7839      	ldrb	r1, [r7, #0]
 8006798:	2203      	movs	r2, #3
 800679a:	4628      	mov	r0, r5
 800679c:	f7f9 fd18 	bl	80001d0 <memchr>
 80067a0:	b138      	cbz	r0, 80067b2 <_svfiprintf_r+0x142>
 80067a2:	2340      	movs	r3, #64	; 0x40
 80067a4:	1b40      	subs	r0, r0, r5
 80067a6:	fa03 f000 	lsl.w	r0, r3, r0
 80067aa:	9b04      	ldr	r3, [sp, #16]
 80067ac:	4303      	orrs	r3, r0
 80067ae:	3701      	adds	r7, #1
 80067b0:	9304      	str	r3, [sp, #16]
 80067b2:	7839      	ldrb	r1, [r7, #0]
 80067b4:	4827      	ldr	r0, [pc, #156]	; (8006854 <_svfiprintf_r+0x1e4>)
 80067b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067ba:	2206      	movs	r2, #6
 80067bc:	1c7e      	adds	r6, r7, #1
 80067be:	f7f9 fd07 	bl	80001d0 <memchr>
 80067c2:	2800      	cmp	r0, #0
 80067c4:	d038      	beq.n	8006838 <_svfiprintf_r+0x1c8>
 80067c6:	4b24      	ldr	r3, [pc, #144]	; (8006858 <_svfiprintf_r+0x1e8>)
 80067c8:	bb13      	cbnz	r3, 8006810 <_svfiprintf_r+0x1a0>
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	3307      	adds	r3, #7
 80067ce:	f023 0307 	bic.w	r3, r3, #7
 80067d2:	3308      	adds	r3, #8
 80067d4:	9303      	str	r3, [sp, #12]
 80067d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d8:	444b      	add	r3, r9
 80067da:	9309      	str	r3, [sp, #36]	; 0x24
 80067dc:	e76d      	b.n	80066ba <_svfiprintf_r+0x4a>
 80067de:	fb05 3202 	mla	r2, r5, r2, r3
 80067e2:	2001      	movs	r0, #1
 80067e4:	460f      	mov	r7, r1
 80067e6:	e7a6      	b.n	8006736 <_svfiprintf_r+0xc6>
 80067e8:	2300      	movs	r3, #0
 80067ea:	3701      	adds	r7, #1
 80067ec:	9305      	str	r3, [sp, #20]
 80067ee:	4619      	mov	r1, r3
 80067f0:	250a      	movs	r5, #10
 80067f2:	4638      	mov	r0, r7
 80067f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067f8:	3a30      	subs	r2, #48	; 0x30
 80067fa:	2a09      	cmp	r2, #9
 80067fc:	d903      	bls.n	8006806 <_svfiprintf_r+0x196>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d0c8      	beq.n	8006794 <_svfiprintf_r+0x124>
 8006802:	9105      	str	r1, [sp, #20]
 8006804:	e7c6      	b.n	8006794 <_svfiprintf_r+0x124>
 8006806:	fb05 2101 	mla	r1, r5, r1, r2
 800680a:	2301      	movs	r3, #1
 800680c:	4607      	mov	r7, r0
 800680e:	e7f0      	b.n	80067f2 <_svfiprintf_r+0x182>
 8006810:	ab03      	add	r3, sp, #12
 8006812:	9300      	str	r3, [sp, #0]
 8006814:	4622      	mov	r2, r4
 8006816:	4b11      	ldr	r3, [pc, #68]	; (800685c <_svfiprintf_r+0x1ec>)
 8006818:	a904      	add	r1, sp, #16
 800681a:	4640      	mov	r0, r8
 800681c:	f3af 8000 	nop.w
 8006820:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006824:	4681      	mov	r9, r0
 8006826:	d1d6      	bne.n	80067d6 <_svfiprintf_r+0x166>
 8006828:	89a3      	ldrh	r3, [r4, #12]
 800682a:	065b      	lsls	r3, r3, #25
 800682c:	f53f af35 	bmi.w	800669a <_svfiprintf_r+0x2a>
 8006830:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006832:	b01d      	add	sp, #116	; 0x74
 8006834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006838:	ab03      	add	r3, sp, #12
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	4622      	mov	r2, r4
 800683e:	4b07      	ldr	r3, [pc, #28]	; (800685c <_svfiprintf_r+0x1ec>)
 8006840:	a904      	add	r1, sp, #16
 8006842:	4640      	mov	r0, r8
 8006844:	f000 f882 	bl	800694c <_printf_i>
 8006848:	e7ea      	b.n	8006820 <_svfiprintf_r+0x1b0>
 800684a:	bf00      	nop
 800684c:	08007114 	.word	0x08007114
 8006850:	0800711a 	.word	0x0800711a
 8006854:	0800711e 	.word	0x0800711e
 8006858:	00000000 	.word	0x00000000
 800685c:	080065bd 	.word	0x080065bd

08006860 <_printf_common>:
 8006860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006864:	4691      	mov	r9, r2
 8006866:	461f      	mov	r7, r3
 8006868:	688a      	ldr	r2, [r1, #8]
 800686a:	690b      	ldr	r3, [r1, #16]
 800686c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006870:	4293      	cmp	r3, r2
 8006872:	bfb8      	it	lt
 8006874:	4613      	movlt	r3, r2
 8006876:	f8c9 3000 	str.w	r3, [r9]
 800687a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800687e:	4606      	mov	r6, r0
 8006880:	460c      	mov	r4, r1
 8006882:	b112      	cbz	r2, 800688a <_printf_common+0x2a>
 8006884:	3301      	adds	r3, #1
 8006886:	f8c9 3000 	str.w	r3, [r9]
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	0699      	lsls	r1, r3, #26
 800688e:	bf42      	ittt	mi
 8006890:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006894:	3302      	addmi	r3, #2
 8006896:	f8c9 3000 	strmi.w	r3, [r9]
 800689a:	6825      	ldr	r5, [r4, #0]
 800689c:	f015 0506 	ands.w	r5, r5, #6
 80068a0:	d107      	bne.n	80068b2 <_printf_common+0x52>
 80068a2:	f104 0a19 	add.w	sl, r4, #25
 80068a6:	68e3      	ldr	r3, [r4, #12]
 80068a8:	f8d9 2000 	ldr.w	r2, [r9]
 80068ac:	1a9b      	subs	r3, r3, r2
 80068ae:	42ab      	cmp	r3, r5
 80068b0:	dc28      	bgt.n	8006904 <_printf_common+0xa4>
 80068b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80068b6:	6822      	ldr	r2, [r4, #0]
 80068b8:	3300      	adds	r3, #0
 80068ba:	bf18      	it	ne
 80068bc:	2301      	movne	r3, #1
 80068be:	0692      	lsls	r2, r2, #26
 80068c0:	d42d      	bmi.n	800691e <_printf_common+0xbe>
 80068c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068c6:	4639      	mov	r1, r7
 80068c8:	4630      	mov	r0, r6
 80068ca:	47c0      	blx	r8
 80068cc:	3001      	adds	r0, #1
 80068ce:	d020      	beq.n	8006912 <_printf_common+0xb2>
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	68e5      	ldr	r5, [r4, #12]
 80068d4:	f8d9 2000 	ldr.w	r2, [r9]
 80068d8:	f003 0306 	and.w	r3, r3, #6
 80068dc:	2b04      	cmp	r3, #4
 80068de:	bf08      	it	eq
 80068e0:	1aad      	subeq	r5, r5, r2
 80068e2:	68a3      	ldr	r3, [r4, #8]
 80068e4:	6922      	ldr	r2, [r4, #16]
 80068e6:	bf0c      	ite	eq
 80068e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068ec:	2500      	movne	r5, #0
 80068ee:	4293      	cmp	r3, r2
 80068f0:	bfc4      	itt	gt
 80068f2:	1a9b      	subgt	r3, r3, r2
 80068f4:	18ed      	addgt	r5, r5, r3
 80068f6:	f04f 0900 	mov.w	r9, #0
 80068fa:	341a      	adds	r4, #26
 80068fc:	454d      	cmp	r5, r9
 80068fe:	d11a      	bne.n	8006936 <_printf_common+0xd6>
 8006900:	2000      	movs	r0, #0
 8006902:	e008      	b.n	8006916 <_printf_common+0xb6>
 8006904:	2301      	movs	r3, #1
 8006906:	4652      	mov	r2, sl
 8006908:	4639      	mov	r1, r7
 800690a:	4630      	mov	r0, r6
 800690c:	47c0      	blx	r8
 800690e:	3001      	adds	r0, #1
 8006910:	d103      	bne.n	800691a <_printf_common+0xba>
 8006912:	f04f 30ff 	mov.w	r0, #4294967295
 8006916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800691a:	3501      	adds	r5, #1
 800691c:	e7c3      	b.n	80068a6 <_printf_common+0x46>
 800691e:	18e1      	adds	r1, r4, r3
 8006920:	1c5a      	adds	r2, r3, #1
 8006922:	2030      	movs	r0, #48	; 0x30
 8006924:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006928:	4422      	add	r2, r4
 800692a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800692e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006932:	3302      	adds	r3, #2
 8006934:	e7c5      	b.n	80068c2 <_printf_common+0x62>
 8006936:	2301      	movs	r3, #1
 8006938:	4622      	mov	r2, r4
 800693a:	4639      	mov	r1, r7
 800693c:	4630      	mov	r0, r6
 800693e:	47c0      	blx	r8
 8006940:	3001      	adds	r0, #1
 8006942:	d0e6      	beq.n	8006912 <_printf_common+0xb2>
 8006944:	f109 0901 	add.w	r9, r9, #1
 8006948:	e7d8      	b.n	80068fc <_printf_common+0x9c>
	...

0800694c <_printf_i>:
 800694c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006950:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006954:	460c      	mov	r4, r1
 8006956:	7e09      	ldrb	r1, [r1, #24]
 8006958:	b085      	sub	sp, #20
 800695a:	296e      	cmp	r1, #110	; 0x6e
 800695c:	4617      	mov	r7, r2
 800695e:	4606      	mov	r6, r0
 8006960:	4698      	mov	r8, r3
 8006962:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006964:	f000 80b3 	beq.w	8006ace <_printf_i+0x182>
 8006968:	d822      	bhi.n	80069b0 <_printf_i+0x64>
 800696a:	2963      	cmp	r1, #99	; 0x63
 800696c:	d036      	beq.n	80069dc <_printf_i+0x90>
 800696e:	d80a      	bhi.n	8006986 <_printf_i+0x3a>
 8006970:	2900      	cmp	r1, #0
 8006972:	f000 80b9 	beq.w	8006ae8 <_printf_i+0x19c>
 8006976:	2958      	cmp	r1, #88	; 0x58
 8006978:	f000 8083 	beq.w	8006a82 <_printf_i+0x136>
 800697c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006980:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006984:	e032      	b.n	80069ec <_printf_i+0xa0>
 8006986:	2964      	cmp	r1, #100	; 0x64
 8006988:	d001      	beq.n	800698e <_printf_i+0x42>
 800698a:	2969      	cmp	r1, #105	; 0x69
 800698c:	d1f6      	bne.n	800697c <_printf_i+0x30>
 800698e:	6820      	ldr	r0, [r4, #0]
 8006990:	6813      	ldr	r3, [r2, #0]
 8006992:	0605      	lsls	r5, r0, #24
 8006994:	f103 0104 	add.w	r1, r3, #4
 8006998:	d52a      	bpl.n	80069f0 <_printf_i+0xa4>
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6011      	str	r1, [r2, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	da03      	bge.n	80069aa <_printf_i+0x5e>
 80069a2:	222d      	movs	r2, #45	; 0x2d
 80069a4:	425b      	negs	r3, r3
 80069a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80069aa:	486f      	ldr	r0, [pc, #444]	; (8006b68 <_printf_i+0x21c>)
 80069ac:	220a      	movs	r2, #10
 80069ae:	e039      	b.n	8006a24 <_printf_i+0xd8>
 80069b0:	2973      	cmp	r1, #115	; 0x73
 80069b2:	f000 809d 	beq.w	8006af0 <_printf_i+0x1a4>
 80069b6:	d808      	bhi.n	80069ca <_printf_i+0x7e>
 80069b8:	296f      	cmp	r1, #111	; 0x6f
 80069ba:	d020      	beq.n	80069fe <_printf_i+0xb2>
 80069bc:	2970      	cmp	r1, #112	; 0x70
 80069be:	d1dd      	bne.n	800697c <_printf_i+0x30>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	f043 0320 	orr.w	r3, r3, #32
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	e003      	b.n	80069d2 <_printf_i+0x86>
 80069ca:	2975      	cmp	r1, #117	; 0x75
 80069cc:	d017      	beq.n	80069fe <_printf_i+0xb2>
 80069ce:	2978      	cmp	r1, #120	; 0x78
 80069d0:	d1d4      	bne.n	800697c <_printf_i+0x30>
 80069d2:	2378      	movs	r3, #120	; 0x78
 80069d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069d8:	4864      	ldr	r0, [pc, #400]	; (8006b6c <_printf_i+0x220>)
 80069da:	e055      	b.n	8006a88 <_printf_i+0x13c>
 80069dc:	6813      	ldr	r3, [r2, #0]
 80069de:	1d19      	adds	r1, r3, #4
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	6011      	str	r1, [r2, #0]
 80069e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069ec:	2301      	movs	r3, #1
 80069ee:	e08c      	b.n	8006b0a <_printf_i+0x1be>
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	6011      	str	r1, [r2, #0]
 80069f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80069f8:	bf18      	it	ne
 80069fa:	b21b      	sxthne	r3, r3
 80069fc:	e7cf      	b.n	800699e <_printf_i+0x52>
 80069fe:	6813      	ldr	r3, [r2, #0]
 8006a00:	6825      	ldr	r5, [r4, #0]
 8006a02:	1d18      	adds	r0, r3, #4
 8006a04:	6010      	str	r0, [r2, #0]
 8006a06:	0628      	lsls	r0, r5, #24
 8006a08:	d501      	bpl.n	8006a0e <_printf_i+0xc2>
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	e002      	b.n	8006a14 <_printf_i+0xc8>
 8006a0e:	0668      	lsls	r0, r5, #25
 8006a10:	d5fb      	bpl.n	8006a0a <_printf_i+0xbe>
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	4854      	ldr	r0, [pc, #336]	; (8006b68 <_printf_i+0x21c>)
 8006a16:	296f      	cmp	r1, #111	; 0x6f
 8006a18:	bf14      	ite	ne
 8006a1a:	220a      	movne	r2, #10
 8006a1c:	2208      	moveq	r2, #8
 8006a1e:	2100      	movs	r1, #0
 8006a20:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a24:	6865      	ldr	r5, [r4, #4]
 8006a26:	60a5      	str	r5, [r4, #8]
 8006a28:	2d00      	cmp	r5, #0
 8006a2a:	f2c0 8095 	blt.w	8006b58 <_printf_i+0x20c>
 8006a2e:	6821      	ldr	r1, [r4, #0]
 8006a30:	f021 0104 	bic.w	r1, r1, #4
 8006a34:	6021      	str	r1, [r4, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d13d      	bne.n	8006ab6 <_printf_i+0x16a>
 8006a3a:	2d00      	cmp	r5, #0
 8006a3c:	f040 808e 	bne.w	8006b5c <_printf_i+0x210>
 8006a40:	4665      	mov	r5, ip
 8006a42:	2a08      	cmp	r2, #8
 8006a44:	d10b      	bne.n	8006a5e <_printf_i+0x112>
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	07db      	lsls	r3, r3, #31
 8006a4a:	d508      	bpl.n	8006a5e <_printf_i+0x112>
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	6862      	ldr	r2, [r4, #4]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	bfde      	ittt	le
 8006a54:	2330      	movle	r3, #48	; 0x30
 8006a56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a5e:	ebac 0305 	sub.w	r3, ip, r5
 8006a62:	6123      	str	r3, [r4, #16]
 8006a64:	f8cd 8000 	str.w	r8, [sp]
 8006a68:	463b      	mov	r3, r7
 8006a6a:	aa03      	add	r2, sp, #12
 8006a6c:	4621      	mov	r1, r4
 8006a6e:	4630      	mov	r0, r6
 8006a70:	f7ff fef6 	bl	8006860 <_printf_common>
 8006a74:	3001      	adds	r0, #1
 8006a76:	d14d      	bne.n	8006b14 <_printf_i+0x1c8>
 8006a78:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7c:	b005      	add	sp, #20
 8006a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a82:	4839      	ldr	r0, [pc, #228]	; (8006b68 <_printf_i+0x21c>)
 8006a84:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006a88:	6813      	ldr	r3, [r2, #0]
 8006a8a:	6821      	ldr	r1, [r4, #0]
 8006a8c:	1d1d      	adds	r5, r3, #4
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6015      	str	r5, [r2, #0]
 8006a92:	060a      	lsls	r2, r1, #24
 8006a94:	d50b      	bpl.n	8006aae <_printf_i+0x162>
 8006a96:	07ca      	lsls	r2, r1, #31
 8006a98:	bf44      	itt	mi
 8006a9a:	f041 0120 	orrmi.w	r1, r1, #32
 8006a9e:	6021      	strmi	r1, [r4, #0]
 8006aa0:	b91b      	cbnz	r3, 8006aaa <_printf_i+0x15e>
 8006aa2:	6822      	ldr	r2, [r4, #0]
 8006aa4:	f022 0220 	bic.w	r2, r2, #32
 8006aa8:	6022      	str	r2, [r4, #0]
 8006aaa:	2210      	movs	r2, #16
 8006aac:	e7b7      	b.n	8006a1e <_printf_i+0xd2>
 8006aae:	064d      	lsls	r5, r1, #25
 8006ab0:	bf48      	it	mi
 8006ab2:	b29b      	uxthmi	r3, r3
 8006ab4:	e7ef      	b.n	8006a96 <_printf_i+0x14a>
 8006ab6:	4665      	mov	r5, ip
 8006ab8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006abc:	fb02 3311 	mls	r3, r2, r1, r3
 8006ac0:	5cc3      	ldrb	r3, [r0, r3]
 8006ac2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	d1f5      	bne.n	8006ab8 <_printf_i+0x16c>
 8006acc:	e7b9      	b.n	8006a42 <_printf_i+0xf6>
 8006ace:	6813      	ldr	r3, [r2, #0]
 8006ad0:	6825      	ldr	r5, [r4, #0]
 8006ad2:	6961      	ldr	r1, [r4, #20]
 8006ad4:	1d18      	adds	r0, r3, #4
 8006ad6:	6010      	str	r0, [r2, #0]
 8006ad8:	0628      	lsls	r0, r5, #24
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	d501      	bpl.n	8006ae2 <_printf_i+0x196>
 8006ade:	6019      	str	r1, [r3, #0]
 8006ae0:	e002      	b.n	8006ae8 <_printf_i+0x19c>
 8006ae2:	066a      	lsls	r2, r5, #25
 8006ae4:	d5fb      	bpl.n	8006ade <_printf_i+0x192>
 8006ae6:	8019      	strh	r1, [r3, #0]
 8006ae8:	2300      	movs	r3, #0
 8006aea:	6123      	str	r3, [r4, #16]
 8006aec:	4665      	mov	r5, ip
 8006aee:	e7b9      	b.n	8006a64 <_printf_i+0x118>
 8006af0:	6813      	ldr	r3, [r2, #0]
 8006af2:	1d19      	adds	r1, r3, #4
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	681d      	ldr	r5, [r3, #0]
 8006af8:	6862      	ldr	r2, [r4, #4]
 8006afa:	2100      	movs	r1, #0
 8006afc:	4628      	mov	r0, r5
 8006afe:	f7f9 fb67 	bl	80001d0 <memchr>
 8006b02:	b108      	cbz	r0, 8006b08 <_printf_i+0x1bc>
 8006b04:	1b40      	subs	r0, r0, r5
 8006b06:	6060      	str	r0, [r4, #4]
 8006b08:	6863      	ldr	r3, [r4, #4]
 8006b0a:	6123      	str	r3, [r4, #16]
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b12:	e7a7      	b.n	8006a64 <_printf_i+0x118>
 8006b14:	6923      	ldr	r3, [r4, #16]
 8006b16:	462a      	mov	r2, r5
 8006b18:	4639      	mov	r1, r7
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	47c0      	blx	r8
 8006b1e:	3001      	adds	r0, #1
 8006b20:	d0aa      	beq.n	8006a78 <_printf_i+0x12c>
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	079b      	lsls	r3, r3, #30
 8006b26:	d413      	bmi.n	8006b50 <_printf_i+0x204>
 8006b28:	68e0      	ldr	r0, [r4, #12]
 8006b2a:	9b03      	ldr	r3, [sp, #12]
 8006b2c:	4298      	cmp	r0, r3
 8006b2e:	bfb8      	it	lt
 8006b30:	4618      	movlt	r0, r3
 8006b32:	e7a3      	b.n	8006a7c <_printf_i+0x130>
 8006b34:	2301      	movs	r3, #1
 8006b36:	464a      	mov	r2, r9
 8006b38:	4639      	mov	r1, r7
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	47c0      	blx	r8
 8006b3e:	3001      	adds	r0, #1
 8006b40:	d09a      	beq.n	8006a78 <_printf_i+0x12c>
 8006b42:	3501      	adds	r5, #1
 8006b44:	68e3      	ldr	r3, [r4, #12]
 8006b46:	9a03      	ldr	r2, [sp, #12]
 8006b48:	1a9b      	subs	r3, r3, r2
 8006b4a:	42ab      	cmp	r3, r5
 8006b4c:	dcf2      	bgt.n	8006b34 <_printf_i+0x1e8>
 8006b4e:	e7eb      	b.n	8006b28 <_printf_i+0x1dc>
 8006b50:	2500      	movs	r5, #0
 8006b52:	f104 0919 	add.w	r9, r4, #25
 8006b56:	e7f5      	b.n	8006b44 <_printf_i+0x1f8>
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1ac      	bne.n	8006ab6 <_printf_i+0x16a>
 8006b5c:	7803      	ldrb	r3, [r0, #0]
 8006b5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b62:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b66:	e76c      	b.n	8006a42 <_printf_i+0xf6>
 8006b68:	08007125 	.word	0x08007125
 8006b6c:	08007136 	.word	0x08007136

08006b70 <memmove>:
 8006b70:	4288      	cmp	r0, r1
 8006b72:	b510      	push	{r4, lr}
 8006b74:	eb01 0302 	add.w	r3, r1, r2
 8006b78:	d807      	bhi.n	8006b8a <memmove+0x1a>
 8006b7a:	1e42      	subs	r2, r0, #1
 8006b7c:	4299      	cmp	r1, r3
 8006b7e:	d00a      	beq.n	8006b96 <memmove+0x26>
 8006b80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b84:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006b88:	e7f8      	b.n	8006b7c <memmove+0xc>
 8006b8a:	4283      	cmp	r3, r0
 8006b8c:	d9f5      	bls.n	8006b7a <memmove+0xa>
 8006b8e:	1881      	adds	r1, r0, r2
 8006b90:	1ad2      	subs	r2, r2, r3
 8006b92:	42d3      	cmn	r3, r2
 8006b94:	d100      	bne.n	8006b98 <memmove+0x28>
 8006b96:	bd10      	pop	{r4, pc}
 8006b98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006ba0:	e7f7      	b.n	8006b92 <memmove+0x22>
	...

08006ba4 <_free_r>:
 8006ba4:	b538      	push	{r3, r4, r5, lr}
 8006ba6:	4605      	mov	r5, r0
 8006ba8:	2900      	cmp	r1, #0
 8006baa:	d045      	beq.n	8006c38 <_free_r+0x94>
 8006bac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bb0:	1f0c      	subs	r4, r1, #4
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	bfb8      	it	lt
 8006bb6:	18e4      	addlt	r4, r4, r3
 8006bb8:	f000 f8d2 	bl	8006d60 <__malloc_lock>
 8006bbc:	4a1f      	ldr	r2, [pc, #124]	; (8006c3c <_free_r+0x98>)
 8006bbe:	6813      	ldr	r3, [r2, #0]
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	b933      	cbnz	r3, 8006bd2 <_free_r+0x2e>
 8006bc4:	6063      	str	r3, [r4, #4]
 8006bc6:	6014      	str	r4, [r2, #0]
 8006bc8:	4628      	mov	r0, r5
 8006bca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bce:	f000 b8c8 	b.w	8006d62 <__malloc_unlock>
 8006bd2:	42a3      	cmp	r3, r4
 8006bd4:	d90c      	bls.n	8006bf0 <_free_r+0x4c>
 8006bd6:	6821      	ldr	r1, [r4, #0]
 8006bd8:	1862      	adds	r2, r4, r1
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	bf04      	itt	eq
 8006bde:	681a      	ldreq	r2, [r3, #0]
 8006be0:	685b      	ldreq	r3, [r3, #4]
 8006be2:	6063      	str	r3, [r4, #4]
 8006be4:	bf04      	itt	eq
 8006be6:	1852      	addeq	r2, r2, r1
 8006be8:	6022      	streq	r2, [r4, #0]
 8006bea:	6004      	str	r4, [r0, #0]
 8006bec:	e7ec      	b.n	8006bc8 <_free_r+0x24>
 8006bee:	4613      	mov	r3, r2
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	b10a      	cbz	r2, 8006bf8 <_free_r+0x54>
 8006bf4:	42a2      	cmp	r2, r4
 8006bf6:	d9fa      	bls.n	8006bee <_free_r+0x4a>
 8006bf8:	6819      	ldr	r1, [r3, #0]
 8006bfa:	1858      	adds	r0, r3, r1
 8006bfc:	42a0      	cmp	r0, r4
 8006bfe:	d10b      	bne.n	8006c18 <_free_r+0x74>
 8006c00:	6820      	ldr	r0, [r4, #0]
 8006c02:	4401      	add	r1, r0
 8006c04:	1858      	adds	r0, r3, r1
 8006c06:	4282      	cmp	r2, r0
 8006c08:	6019      	str	r1, [r3, #0]
 8006c0a:	d1dd      	bne.n	8006bc8 <_free_r+0x24>
 8006c0c:	6810      	ldr	r0, [r2, #0]
 8006c0e:	6852      	ldr	r2, [r2, #4]
 8006c10:	605a      	str	r2, [r3, #4]
 8006c12:	4401      	add	r1, r0
 8006c14:	6019      	str	r1, [r3, #0]
 8006c16:	e7d7      	b.n	8006bc8 <_free_r+0x24>
 8006c18:	d902      	bls.n	8006c20 <_free_r+0x7c>
 8006c1a:	230c      	movs	r3, #12
 8006c1c:	602b      	str	r3, [r5, #0]
 8006c1e:	e7d3      	b.n	8006bc8 <_free_r+0x24>
 8006c20:	6820      	ldr	r0, [r4, #0]
 8006c22:	1821      	adds	r1, r4, r0
 8006c24:	428a      	cmp	r2, r1
 8006c26:	bf04      	itt	eq
 8006c28:	6811      	ldreq	r1, [r2, #0]
 8006c2a:	6852      	ldreq	r2, [r2, #4]
 8006c2c:	6062      	str	r2, [r4, #4]
 8006c2e:	bf04      	itt	eq
 8006c30:	1809      	addeq	r1, r1, r0
 8006c32:	6021      	streq	r1, [r4, #0]
 8006c34:	605c      	str	r4, [r3, #4]
 8006c36:	e7c7      	b.n	8006bc8 <_free_r+0x24>
 8006c38:	bd38      	pop	{r3, r4, r5, pc}
 8006c3a:	bf00      	nop
 8006c3c:	200014a8 	.word	0x200014a8

08006c40 <_malloc_r>:
 8006c40:	b570      	push	{r4, r5, r6, lr}
 8006c42:	1ccd      	adds	r5, r1, #3
 8006c44:	f025 0503 	bic.w	r5, r5, #3
 8006c48:	3508      	adds	r5, #8
 8006c4a:	2d0c      	cmp	r5, #12
 8006c4c:	bf38      	it	cc
 8006c4e:	250c      	movcc	r5, #12
 8006c50:	2d00      	cmp	r5, #0
 8006c52:	4606      	mov	r6, r0
 8006c54:	db01      	blt.n	8006c5a <_malloc_r+0x1a>
 8006c56:	42a9      	cmp	r1, r5
 8006c58:	d903      	bls.n	8006c62 <_malloc_r+0x22>
 8006c5a:	230c      	movs	r3, #12
 8006c5c:	6033      	str	r3, [r6, #0]
 8006c5e:	2000      	movs	r0, #0
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
 8006c62:	f000 f87d 	bl	8006d60 <__malloc_lock>
 8006c66:	4a21      	ldr	r2, [pc, #132]	; (8006cec <_malloc_r+0xac>)
 8006c68:	6814      	ldr	r4, [r2, #0]
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	b991      	cbnz	r1, 8006c94 <_malloc_r+0x54>
 8006c6e:	4c20      	ldr	r4, [pc, #128]	; (8006cf0 <_malloc_r+0xb0>)
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	b91b      	cbnz	r3, 8006c7c <_malloc_r+0x3c>
 8006c74:	4630      	mov	r0, r6
 8006c76:	f000 f863 	bl	8006d40 <_sbrk_r>
 8006c7a:	6020      	str	r0, [r4, #0]
 8006c7c:	4629      	mov	r1, r5
 8006c7e:	4630      	mov	r0, r6
 8006c80:	f000 f85e 	bl	8006d40 <_sbrk_r>
 8006c84:	1c43      	adds	r3, r0, #1
 8006c86:	d124      	bne.n	8006cd2 <_malloc_r+0x92>
 8006c88:	230c      	movs	r3, #12
 8006c8a:	6033      	str	r3, [r6, #0]
 8006c8c:	4630      	mov	r0, r6
 8006c8e:	f000 f868 	bl	8006d62 <__malloc_unlock>
 8006c92:	e7e4      	b.n	8006c5e <_malloc_r+0x1e>
 8006c94:	680b      	ldr	r3, [r1, #0]
 8006c96:	1b5b      	subs	r3, r3, r5
 8006c98:	d418      	bmi.n	8006ccc <_malloc_r+0x8c>
 8006c9a:	2b0b      	cmp	r3, #11
 8006c9c:	d90f      	bls.n	8006cbe <_malloc_r+0x7e>
 8006c9e:	600b      	str	r3, [r1, #0]
 8006ca0:	50cd      	str	r5, [r1, r3]
 8006ca2:	18cc      	adds	r4, r1, r3
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	f000 f85c 	bl	8006d62 <__malloc_unlock>
 8006caa:	f104 000b 	add.w	r0, r4, #11
 8006cae:	1d23      	adds	r3, r4, #4
 8006cb0:	f020 0007 	bic.w	r0, r0, #7
 8006cb4:	1ac3      	subs	r3, r0, r3
 8006cb6:	d0d3      	beq.n	8006c60 <_malloc_r+0x20>
 8006cb8:	425a      	negs	r2, r3
 8006cba:	50e2      	str	r2, [r4, r3]
 8006cbc:	e7d0      	b.n	8006c60 <_malloc_r+0x20>
 8006cbe:	428c      	cmp	r4, r1
 8006cc0:	684b      	ldr	r3, [r1, #4]
 8006cc2:	bf16      	itet	ne
 8006cc4:	6063      	strne	r3, [r4, #4]
 8006cc6:	6013      	streq	r3, [r2, #0]
 8006cc8:	460c      	movne	r4, r1
 8006cca:	e7eb      	b.n	8006ca4 <_malloc_r+0x64>
 8006ccc:	460c      	mov	r4, r1
 8006cce:	6849      	ldr	r1, [r1, #4]
 8006cd0:	e7cc      	b.n	8006c6c <_malloc_r+0x2c>
 8006cd2:	1cc4      	adds	r4, r0, #3
 8006cd4:	f024 0403 	bic.w	r4, r4, #3
 8006cd8:	42a0      	cmp	r0, r4
 8006cda:	d005      	beq.n	8006ce8 <_malloc_r+0xa8>
 8006cdc:	1a21      	subs	r1, r4, r0
 8006cde:	4630      	mov	r0, r6
 8006ce0:	f000 f82e 	bl	8006d40 <_sbrk_r>
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d0cf      	beq.n	8006c88 <_malloc_r+0x48>
 8006ce8:	6025      	str	r5, [r4, #0]
 8006cea:	e7db      	b.n	8006ca4 <_malloc_r+0x64>
 8006cec:	200014a8 	.word	0x200014a8
 8006cf0:	200014ac 	.word	0x200014ac

08006cf4 <_realloc_r>:
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	4614      	mov	r4, r2
 8006cfa:	460e      	mov	r6, r1
 8006cfc:	b921      	cbnz	r1, 8006d08 <_realloc_r+0x14>
 8006cfe:	4611      	mov	r1, r2
 8006d00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006d04:	f7ff bf9c 	b.w	8006c40 <_malloc_r>
 8006d08:	b922      	cbnz	r2, 8006d14 <_realloc_r+0x20>
 8006d0a:	f7ff ff4b 	bl	8006ba4 <_free_r>
 8006d0e:	4625      	mov	r5, r4
 8006d10:	4628      	mov	r0, r5
 8006d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d14:	f000 f826 	bl	8006d64 <_malloc_usable_size_r>
 8006d18:	42a0      	cmp	r0, r4
 8006d1a:	d20f      	bcs.n	8006d3c <_realloc_r+0x48>
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	4638      	mov	r0, r7
 8006d20:	f7ff ff8e 	bl	8006c40 <_malloc_r>
 8006d24:	4605      	mov	r5, r0
 8006d26:	2800      	cmp	r0, #0
 8006d28:	d0f2      	beq.n	8006d10 <_realloc_r+0x1c>
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	4622      	mov	r2, r4
 8006d2e:	f7ff fc11 	bl	8006554 <memcpy>
 8006d32:	4631      	mov	r1, r6
 8006d34:	4638      	mov	r0, r7
 8006d36:	f7ff ff35 	bl	8006ba4 <_free_r>
 8006d3a:	e7e9      	b.n	8006d10 <_realloc_r+0x1c>
 8006d3c:	4635      	mov	r5, r6
 8006d3e:	e7e7      	b.n	8006d10 <_realloc_r+0x1c>

08006d40 <_sbrk_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4c06      	ldr	r4, [pc, #24]	; (8006d5c <_sbrk_r+0x1c>)
 8006d44:	2300      	movs	r3, #0
 8006d46:	4605      	mov	r5, r0
 8006d48:	4608      	mov	r0, r1
 8006d4a:	6023      	str	r3, [r4, #0]
 8006d4c:	f7ff fa38 	bl	80061c0 <_sbrk>
 8006d50:	1c43      	adds	r3, r0, #1
 8006d52:	d102      	bne.n	8006d5a <_sbrk_r+0x1a>
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	b103      	cbz	r3, 8006d5a <_sbrk_r+0x1a>
 8006d58:	602b      	str	r3, [r5, #0]
 8006d5a:	bd38      	pop	{r3, r4, r5, pc}
 8006d5c:	200015c4 	.word	0x200015c4

08006d60 <__malloc_lock>:
 8006d60:	4770      	bx	lr

08006d62 <__malloc_unlock>:
 8006d62:	4770      	bx	lr

08006d64 <_malloc_usable_size_r>:
 8006d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d68:	1f18      	subs	r0, r3, #4
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	bfbc      	itt	lt
 8006d6e:	580b      	ldrlt	r3, [r1, r0]
 8006d70:	18c0      	addlt	r0, r0, r3
 8006d72:	4770      	bx	lr

08006d74 <_init>:
 8006d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d76:	bf00      	nop
 8006d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d7a:	bc08      	pop	{r3}
 8006d7c:	469e      	mov	lr, r3
 8006d7e:	4770      	bx	lr

08006d80 <_fini>:
 8006d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d82:	bf00      	nop
 8006d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d86:	bc08      	pop	{r3}
 8006d88:	469e      	mov	lr, r3
 8006d8a:	4770      	bx	lr
