Analysis & Synthesis report for VGA
Wed Sep 24 16:35:46 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|vga_driver:vga_inst|v_state
 11. State Machine - |main|vga_driver:vga_inst|h_state
 12. State Machine - |main|alu_algoritmos:alu|state
 13. State Machine - |main|botoes_module:butoes|estado_atual
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated
 18. Source assignments for blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated
 19. Parameter Settings for User Entity Instance: ram:rom_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: blocoram:ram_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: vga_driver:vga_inst
 22. Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Div1
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "alu_algoritmos:alu"
 28. Port Connectivity Checks: "botoes_module:butoes"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 24 16:35:46 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; VGA                                            ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 274                                            ;
; Total pins                      ; 45                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,611,200                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processors 13-14       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; output_files/vga_driver.v        ; yes             ; User Verilog HDL File                  ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/vga_driver.v    ;         ;
; output_files/main.v              ; yes             ; User Verilog HDL File                  ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v          ;         ;
; clk_divider.v                    ; yes             ; User Verilog HDL File                  ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/clk_divider.v                ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File             ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v                        ;         ;
; blocoram.v                       ; yes             ; User Wizard-Generated File             ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v                   ;         ;
; alu_algoritmos.v                 ; yes             ; User Verilog HDL File                  ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v             ;         ;
; output_files/botoes_module.v     ; yes             ; User Verilog HDL File                  ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/botoes_module.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/aglobal231.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_bjf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf       ;         ;
; image.mif                        ; yes             ; Auto-Found Memory Initialization File  ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/image.mif                    ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_01a.tdf            ;         ;
; db/mux_nfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/mux_nfb.tdf               ;         ;
; db/altsyncram_g2u1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf       ;         ;
; db/decode_3na.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_3na.tdf            ;         ;
; db/decode_s2a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_s2a.tdf            ;         ;
; db/mux_jhb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/mux_jhb.tdf               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_4dm.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_4dm.tdf        ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/sign_div_unsign_anh.tdf   ;         ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/alt_u_div_q2f.tdf         ;         ;
; db/lpm_divide_75m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_75m.tdf        ;         ;
; db/lpm_divide_q3m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_q3m.tdf        ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/sign_div_unsign_tlh.tdf   ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/alt_u_div_00f.tdf         ;         ;
; db/lpm_divide_nbm.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_nbm.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1004                              ;
;                                             ;                                   ;
; Combinational ALUT usage for logic          ; 1712                              ;
;     -- 7 input functions                    ; 10                                ;
;     -- 6 input functions                    ; 277                               ;
;     -- 5 input functions                    ; 103                               ;
;     -- 4 input functions                    ; 318                               ;
;     -- <=3 input functions                  ; 1004                              ;
;                                             ;                                   ;
; Dedicated logic registers                   ; 274                               ;
;                                             ;                                   ;
; I/O pins                                    ; 45                                ;
; Total MLAB memory bits                      ; 0                                 ;
; Total block memory bits                     ; 2611200                           ;
;                                             ;                                   ;
; Total DSP Blocks                            ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; clk_divider:clkdivide|clk_out_reg ;
; Maximum fan-out                             ; 603                               ;
; Total fan-out                               ; 16648                             ;
; Average fan-out                             ; 6.93                              ;
+---------------------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                     ; 1712 (22)           ; 274 (0)                   ; 2611200           ; 0          ; 45   ; 0            ; |main                                                                                                                    ; main                ; work         ;
;    |alu_algoritmos:alu|                   ; 1405 (586)          ; 182 (182)                 ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu                                                                                                 ; alu_algoritmos      ; work         ;
;       |lpm_divide:Div0|                   ; 242 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_4dm:auto_generated|  ; 242 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div0|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;             |sign_div_unsign_anh:divider| ; 242 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_q2f:divider|    ; 242 (242)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;       |lpm_divide:Div1|                   ; 154 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 154 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div1|lpm_divide_nbm:auto_generated                                                   ; lpm_divide_nbm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 154 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_00f:divider|    ; 154 (154)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;       |lpm_divide:Mod0|                   ; 258 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_75m:auto_generated|  ; 258 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;             |sign_div_unsign_anh:divider| ; 258 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_q2f:divider|    ; 258 (258)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;       |lpm_divide:Mod1|                   ; 165 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 165 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod1|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 165 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod1|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_00f:divider|    ; 165 (165)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|alu_algoritmos:alu|lpm_divide:Mod1|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |blocoram:ram_inst|                    ; 81 (0)              ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |main|blocoram:ram_inst                                                                                                  ; blocoram            ; work         ;
;       |altsyncram:altsyncram_component|   ; 81 (0)              ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |main|blocoram:ram_inst|altsyncram:altsyncram_component                                                                  ; altsyncram          ; work         ;
;          |altsyncram_g2u1:auto_generated| ; 81 (0)              ; 12 (12)                   ; 2457600           ; 0          ; 0    ; 0            ; |main|blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated                                   ; altsyncram_g2u1     ; work         ;
;             |decode_3na:decode2|          ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|decode_3na:decode2                ; decode_3na          ; work         ;
;             |decode_s2a:rden_decode_b|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|decode_s2a:rden_decode_b          ; decode_s2a          ; work         ;
;    |botoes_module:butoes|                 ; 10 (10)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |main|botoes_module:butoes                                                                                               ; botoes_module       ; work         ;
;    |clk_divider:clkdivide|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clk_divider:clkdivide                                                                                              ; clk_divider         ; work         ;
;    |ram:rom_inst|                         ; 19 (0)              ; 4 (0)                     ; 153600            ; 0          ; 0    ; 0            ; |main|ram:rom_inst                                                                                                       ; ram                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 19 (0)              ; 4 (0)                     ; 153600            ; 0          ; 0    ; 0            ; |main|ram:rom_inst|altsyncram:altsyncram_component                                                                       ; altsyncram          ; work         ;
;          |altsyncram_bjf1:auto_generated| ; 19 (0)              ; 4 (4)                     ; 153600            ; 0          ; 0    ; 0            ; |main|ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated                                        ; altsyncram_bjf1     ; work         ;
;             |decode_01a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated|decode_01a:rden_decode                 ; decode_01a          ; work         ;
;             |mux_nfb:mux2|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated|mux_nfb:mux2                           ; mux_nfb             ; work         ;
;    |vga_driver:vga_inst|                  ; 174 (174)           ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_driver:vga_inst                                                                                                ; vga_driver          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+
; blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; None         ;
; ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 19200        ; 8            ; --           ; --           ; 153600  ; ../image.mif ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |main|blocoram:ram_inst ; blocoram.v      ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |main|ram:rom_inst      ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|vga_driver:vga_inst|v_state                                                                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|vga_driver:vga_inst|h_state                                                                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|alu_algoritmos:alu|state                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+------------------------+-----------------------+---------------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+--------------+-------------------+------------------+-----------------------+---------------------+--------------+
; Name                      ; state.S_CALC_AVERAGE_4 ; state.S_WRITE_RAM_AVG ; state.S_FETCH_16_READ_ADD ; state.S_FETCH_16_SET_ADDR ; state.S_FETCH_16_INIT ; state.S_FETCH_BLOCK_11 ; state.S_FETCH_BLOCK_10 ; state.S_FETCH_BLOCK_01 ; state.S_FETCH_BLOCK_00 ; state.S_DONE ; state.S_WRITE_RAM ; state.S_READ_ROM ; state.S_PROCESS_PIXEL ; state.S_CLEAR_FRAME ; state.S_IDLE ;
+---------------------------+------------------------+-----------------------+---------------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+--------------+-------------------+------------------+-----------------------+---------------------+--------------+
; state.S_IDLE              ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 0            ;
; state.S_CLEAR_FRAME       ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 1                   ; 1            ;
; state.S_PROCESS_PIXEL     ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 1                     ; 0                   ; 1            ;
; state.S_READ_ROM          ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 1                ; 0                     ; 0                   ; 1            ;
; state.S_WRITE_RAM         ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 1                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_DONE              ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 1            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_BLOCK_00    ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 1                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_BLOCK_01    ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 1                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_BLOCK_10    ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 1                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_BLOCK_11    ; 0                      ; 0                     ; 0                         ; 0                         ; 0                     ; 1                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_16_INIT     ; 0                      ; 0                     ; 0                         ; 0                         ; 1                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_16_SET_ADDR ; 0                      ; 0                     ; 0                         ; 1                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_FETCH_16_READ_ADD ; 0                      ; 0                     ; 1                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_WRITE_RAM_AVG     ; 0                      ; 1                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
; state.S_CALC_AVERAGE_4    ; 1                      ; 0                     ; 0                         ; 0                         ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0            ; 0                 ; 0                ; 0                     ; 0                   ; 1            ;
+---------------------------+------------------------+-----------------------+---------------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+--------------+-------------------+------------------+-----------------------+---------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|botoes_module:butoes|estado_atual                                                                                                  ;
+--------------------------+-------------------------+------------------------+------------------------+------------------------+--------------------------+
; Name                     ; estado_atual.ESTADO_05X ; estado_atual.ESTADO_4X ; estado_atual.ESTADO_2X ; estado_atual.ESTADO_1X ; estado_atual.ESTADO_025X ;
+--------------------------+-------------------------+------------------------+------------------------+------------------------+--------------------------+
; estado_atual.ESTADO_1X   ; 0                       ; 0                      ; 0                      ; 0                      ; 0                        ;
; estado_atual.ESTADO_2X   ; 0                       ; 0                      ; 1                      ; 1                      ; 0                        ;
; estado_atual.ESTADO_4X   ; 0                       ; 1                      ; 0                      ; 1                      ; 0                        ;
; estado_atual.ESTADO_05X  ; 1                       ; 0                      ; 0                      ; 1                      ; 0                        ;
; estado_atual.ESTADO_025X ; 0                       ; 0                      ; 0                      ; 1                      ; 1                        ;
+--------------------------+-------------------------+------------------------+------------------------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-----------------------------------------------+-----------------------------------------------+
; Register name                                 ; Reason for Removal                            ;
+-----------------------------------------------+-----------------------------------------------+
; vga_driver:vga_inst|v_state~5                 ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~6                 ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~7                 ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~8                 ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~9                 ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~10                ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~11                ; Lost fanout                                   ;
; vga_driver:vga_inst|v_state~12                ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~5                 ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~6                 ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~7                 ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~8                 ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~9                 ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~10                ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~11                ; Lost fanout                                   ;
; vga_driver:vga_inst|h_state~12                ; Lost fanout                                   ;
; alu_algoritmos:alu|state~14                   ; Lost fanout                                   ;
; alu_algoritmos:alu|state~15                   ; Lost fanout                                   ;
; alu_algoritmos:alu|state~16                   ; Lost fanout                                   ;
; alu_algoritmos:alu|state~17                   ; Lost fanout                                   ;
; botoes_module:butoes|estado_atual~4           ; Lost fanout                                   ;
; botoes_module:butoes|estado_atual~5           ; Lost fanout                                   ;
; botoes_module:butoes|estado_atual.ESTADO_025X ; Merged with botoes_module:butoes|escolhido[2] ;
; Total Number of Removed Registers = 23        ;                                               ;
+-----------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 274   ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 225   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|alu_algoritmos:alu|src_y[0]                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|alu_algoritmos:alu|src_x[1]                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main|alu_algoritmos:alu|src_y[3]                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |main|alu_algoritmos:alu|rom_data_reg[7]                                                                                 ;
; 17:1               ; 10 bits   ; 110 LEs       ; 0 LEs                ; 110 LEs                ; Yes        ; |main|alu_algoritmos:alu|rom_addr_out[6]                                                                                 ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |main|vga_driver:vga_inst|v_counter[9]                                                                                   ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |main|vga_driver:vga_inst|h_counter[8]                                                                                   ;
; 8:1                ; 15 bits   ; 75 LEs        ; 0 LEs                ; 75 LEs                 ; Yes        ; |main|alu_algoritmos:alu|pixel_counter[4]                                                                                ;
; 15:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |main|alu_algoritmos:alu|src_x_base[6]                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |main|alu_algoritmos:alu|src_y_base[2]                                                                                   ;
; 22:1               ; 5 bits    ; 70 LEs        ; 15 LEs               ; 55 LEs                 ; Yes        ; |main|alu_algoritmos:alu|rom_addr_out[4]                                                                                 ;
; 22:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |main|alu_algoritmos:alu|ram_data_out[7]                                                                                 ;
; 26:1               ; 6 bits    ; 102 LEs       ; 12 LEs               ; 90 LEs                 ; Yes        ; |main|alu_algoritmos:alu|ram_addr_out[3]                                                                                 ;
; 27:1               ; 11 bits   ; 198 LEs       ; 22 LEs               ; 176 LEs                ; Yes        ; |main|alu_algoritmos:alu|ram_addr_out[16]                                                                                ;
; 34:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |main|vga_driver:vga_inst|gray_value[1]                                                                                  ;
; 36:1               ; 19 bits   ; 456 LEs       ; 0 LEs                ; 456 LEs                ; Yes        ; |main|alu_algoritmos:alu|ram_counter[11]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main|ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated|mux_nfb:mux2|result_node[6]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|botoes_module:butoes|proximo_estado.ESTADO_1X                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|mux_jhb:mux3|l3_w3_n4_mux_dataout ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |main|alu_algoritmos:alu|zoom_phase                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |main|alu_algoritmos:alu|Add1                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |main|alu_algoritmos:alu|Add1                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |main|alu_algoritmos:alu|Add1                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../image.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_bjf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blocoram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                     ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_g2u1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:vga_inst ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                    ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                    ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                    ;
; H_BACK         ; 0000101111 ; Unsigned Binary                    ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                    ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                    ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                    ;
; V_BACK         ; 0000100000 ; Unsigned Binary                    ;
; LOW            ; 0          ; Unsigned Binary                    ;
; HIGH           ; 1          ; Unsigned Binary                    ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                    ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                    ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                    ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                    ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                    ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                    ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                    ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                   ;
; LPM_WIDTHD             ; 8              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu_algoritmos:alu|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                   ;
; LPM_WIDTHD             ; 8              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; ram:rom_inst|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 19200                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; blocoram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 307200                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 8                                                 ;
;     -- NUMWORDS_B                         ; 307200                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_algoritmos:alu"                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; botao_zoom_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; botao_zoom_out ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "botoes_module:butoes"                                                                                                                                                                  ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; escolha_alg ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 274                         ;
;     CLR               ; 13                          ;
;     ENA               ; 124                         ;
;     ENA CLR           ; 13                          ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 41                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 17                          ;
;     plain             ; 19                          ;
; arriav_lcell_comb     ; 1713                        ;
;     arith             ; 629                         ;
;         0 data inputs ; 75                          ;
;         1 data inputs ; 151                         ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 200                         ;
;         4 data inputs ; 123                         ;
;         5 data inputs ; 4                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 1011                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 299                         ;
;         3 data inputs ; 144                         ;
;         4 data inputs ; 190                         ;
;         5 data inputs ; 99                          ;
;         6 data inputs ; 277                         ;
;     shared            ; 63                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 5                           ;
; boundary_port         ; 45                          ;
; stratixv_ram_block    ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 26.90                       ;
; Average LUT depth     ; 13.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Sep 24 16:35:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file VGA.v
    Info (12023): Found entity 1: VGA File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/VGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/main.v
    Info (12023): Found entity 1: main File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.v
    Info (12023): Found entity 1: clk_divider File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file blocoram.v
    Info (12023): Found entity 1: blocoram File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file copy_controller.v
    Info (12023): Found entity 1: copy_controller File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/copy_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/zoom_copy_controller.v
    Info (12023): Found entity 1: zoom_copy_controller File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/zoom_copy_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vizinho_mais_prox.v
    Info (12023): Found entity 1: vizinho_mais_prox File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/vizinho_mais_prox.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_algoritmos.v
    Info (12023): Found entity 1: alu_algoritmos File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 1
Warning (10261): Verilog HDL Event Control warning at botoes_module.v(44): Event Control contains a complex event expression File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/botoes_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file output_files/botoes_module.v
    Info (12023): Found entity 1: botoes_module File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/botoes_module.v Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:clkdivide" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 43
Info (12128): Elaborating entity "ram" for hierarchy "ram:rom_inst" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:rom_inst|altsyncram:altsyncram_component" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v Line: 82
Info (12130): Elaborated megafunction instantiation "ram:rom_inst|altsyncram:altsyncram_component" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v Line: 82
Info (12133): Instantiated megafunction "ram:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/ram.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bjf1.tdf
    Info (12023): Found entity 1: altsyncram_bjf1 File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_bjf1" for hierarchy "ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated" File: /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated|decode_01a:rden_decode" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf
    Info (12023): Found entity 1: mux_nfb File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/mux_nfb.tdf Line: 23
Info (12128): Elaborating entity "mux_nfb" for hierarchy "ram:rom_inst|altsyncram:altsyncram_component|altsyncram_bjf1:auto_generated|mux_nfb:mux2" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_bjf1.tdf Line: 42
Info (12128): Elaborating entity "blocoram" for hierarchy "blocoram:ram_inst" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "blocoram:ram_inst|altsyncram:altsyncram_component" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v Line: 89
Info (12130): Elaborated megafunction instantiation "blocoram:ram_inst|altsyncram:altsyncram_component" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v Line: 89
Info (12133): Instantiated megafunction "blocoram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/blocoram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2u1.tdf
    Info (12023): Found entity 1: altsyncram_g2u1 File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_g2u1" for hierarchy "blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated" File: /opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|decode_3na:decode2" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|decode_s2a:rden_decode_b" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "blocoram:ram_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|mux_jhb:mux3" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/altsyncram_g2u1.tdf Line: 49
Info (12128): Elaborating entity "botoes_module" for hierarchy "botoes_module:butoes" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 85
Info (12128): Elaborating entity "alu_algoritmos" for hierarchy "alu_algoritmos:alu" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 106
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(157): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 157
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(158): truncated value with size 32 to match size of target (9) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 158
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(162): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 162
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(163): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 163
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(205): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 205
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(206): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 206
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(214): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 214
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(222): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 222
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(232): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 232
Info (10264): Verilog HDL Case Statement information at alu_algoritmos.v(188): all case item expressions in this case statement are onehot File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 188
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(265): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 265
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(284): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 284
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(285): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 285
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(292): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 292
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(293): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 293
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(300): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 300
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(301): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 301
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(305): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 305
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(306): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 306
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(310): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 310
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(318): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 318
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(324): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 324
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(329): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 329
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(334): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 334
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(339): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 339
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(356): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 356
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(367): truncated value with size 32 to match size of target (2) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 367
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(371): truncated value with size 32 to match size of target (2) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 371
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(382): truncated value with size 12 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 382
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(384): truncated value with size 10 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 384
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(389): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 389
Info (10264): Verilog HDL Case Statement information at alu_algoritmos.v(251): all case item expressions in this case statement are onehot File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 251
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(433): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 433
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(457): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 457
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(480): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 480
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(486): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 486
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(492): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 492
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(498): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 498
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(499): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 499
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(500): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 500
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(501): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 501
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(507): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 507
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(513): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 513
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(518): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 518
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(522): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 522
Info (10264): Verilog HDL Case Statement information at alu_algoritmos.v(407): all case item expressions in this case statement are onehot File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 407
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(557): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 557
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(576): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 576
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(577): truncated value with size 32 to match size of target (9) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 577
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(585): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 585
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(594): truncated value with size 32 to match size of target (10) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 594
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(595): truncated value with size 32 to match size of target (9) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 595
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(603): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 603
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(612): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 612
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(613): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 613
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(617): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 617
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(624): truncated value with size 32 to match size of target (8) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 624
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(625): truncated value with size 32 to match size of target (7) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 625
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(629): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 629
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(637): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 637
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(650): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 650
Info (10264): Verilog HDL Case Statement information at alu_algoritmos.v(543): all case item expressions in this case statement are onehot File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 543
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(694): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 694
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(717): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 717
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(739): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 739
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(745): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 745
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(751): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 751
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(757): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 757
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(758): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 758
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(759): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 759
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(760): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 760
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(766): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 766
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(772): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 772
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(777): truncated value with size 32 to match size of target (19) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 777
Warning (10230): Verilog HDL assignment warning at alu_algoritmos.v(780): truncated value with size 32 to match size of target (15) File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 780
Info (10264): Verilog HDL Case Statement information at alu_algoritmos.v(669): all case item expressions in this case statement are onehot File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 669
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:vga_inst" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 126
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu_algoritmos:alu|Div0" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 158
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu_algoritmos:alu|Mod0" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu_algoritmos:alu|Mod1" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu_algoritmos:alu|Div1" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 163
Info (12130): Elaborated megafunction instantiation "alu_algoritmos:alu|lpm_divide:Div0" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 158
Info (12133): Instantiated megafunction "alu_algoritmos:alu|lpm_divide:Div0" with the following parameter: File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 158
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_4dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/alt_u_div_q2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "alu_algoritmos:alu|lpm_divide:Mod0" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 157
Info (12133): Instantiated megafunction "alu_algoritmos:alu|lpm_divide:Mod0" with the following parameter: File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 157
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_75m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "alu_algoritmos:alu|lpm_divide:Mod1" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 162
Info (12133): Instantiated megafunction "alu_algoritmos:alu|lpm_divide:Mod1" with the following parameter: File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 162
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_q3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/alt_u_div_00f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "alu_algoritmos:alu|lpm_divide:Div1" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 163
Info (12133): Instantiated megafunction "alu_algoritmos:alu|lpm_divide:Div1" with the following parameter: File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/alu_algoritmos.v Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/db/lpm_divide_nbm.tdf Line: 25
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sync" is stuck at GND File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switches[0]" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 12
    Warning (15610): No output dependent on input pin "switches[1]" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 12
    Warning (15610): No output dependent on input pin "switches[2]" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 12
    Warning (15610): No output dependent on input pin "switches[7]" File: /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/main.v Line: 12
Info (21057): Implemented 2173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1800 logic cells
    Info (21064): Implemented 328 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 573 megabytes
    Info: Processing ended: Wed Sep 24 16:35:46 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/aluno/Downloads/ternminando-20250924T184343Z-1-001/ternminando/output_files/VGA.map.smsg.


