Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed May  2 14:40:55 2018
| Host             : pranav-HP-Pavilion-Notebook running 64-bit Ubuntu 17.10
| Command          : report_power -file board_power_routed.rpt -pb board_power_summary_routed.pb -rpx board_power_routed.rpx
| Design           : board
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.162 |
| Dynamic (W)              | 0.090 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.2  |
| Junction Temperature (C) | 25.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.019 |     6410 |       --- |             --- |
|   LUT as Logic           |     0.011 |     1765 |     20800 |            8.49 |
|   LUT as Distributed RAM |     0.007 |     2080 |      9600 |           21.67 |
|   F7/F8 Muxes            |    <0.001 |     1473 |     32600 |            4.52 |
|   CARRY4                 |    <0.001 |       58 |      8150 |            0.71 |
|   BUFG                   |    <0.001 |       10 |        32 |           31.25 |
|   Register               |    <0.001 |      890 |     41600 |            2.14 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     0.029 |     3306 |       --- |             --- |
| DSPs                     |     0.003 |        4 |        90 |            4.44 |
| I/O                      |     0.038 |       41 |       106 |           38.68 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.162 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.061 |       0.052 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| board                           |     0.090 |
|   processor                     |     0.046 |
|     ACtrlIns                    |     0.002 |
|     DataPathInstantiate         |     0.042 |
|       Memory                    |     0.019 |
|         RAM_reg_0_127_0_0       |    <0.001 |
|         RAM_reg_0_127_10_10     |    <0.001 |
|         RAM_reg_0_127_11_11     |    <0.001 |
|         RAM_reg_0_127_12_12     |    <0.001 |
|         RAM_reg_0_127_13_13     |    <0.001 |
|         RAM_reg_0_127_14_14     |    <0.001 |
|         RAM_reg_0_127_15_15     |    <0.001 |
|         RAM_reg_0_127_16_16     |    <0.001 |
|         RAM_reg_0_127_17_17     |    <0.001 |
|         RAM_reg_0_127_18_18     |    <0.001 |
|         RAM_reg_0_127_19_19     |    <0.001 |
|         RAM_reg_0_127_1_1       |    <0.001 |
|         RAM_reg_0_127_20_20     |    <0.001 |
|         RAM_reg_0_127_21_21     |    <0.001 |
|         RAM_reg_0_127_22_22     |    <0.001 |
|         RAM_reg_0_127_23_23     |    <0.001 |
|         RAM_reg_0_127_24_24     |    <0.001 |
|         RAM_reg_0_127_25_25     |    <0.001 |
|         RAM_reg_0_127_26_26     |    <0.001 |
|         RAM_reg_0_127_27_27     |    <0.001 |
|         RAM_reg_0_127_28_28     |    <0.001 |
|         RAM_reg_0_127_29_29     |    <0.001 |
|         RAM_reg_0_127_2_2       |    <0.001 |
|         RAM_reg_0_127_30_30     |    <0.001 |
|         RAM_reg_0_127_31_31     |    <0.001 |
|         RAM_reg_0_127_3_3       |    <0.001 |
|         RAM_reg_0_127_4_4       |    <0.001 |
|         RAM_reg_0_127_5_5       |    <0.001 |
|         RAM_reg_0_127_6_6       |    <0.001 |
|         RAM_reg_0_127_7_7       |    <0.001 |
|         RAM_reg_0_127_8_8       |    <0.001 |
|         RAM_reg_0_127_9_9       |    <0.001 |
|         RAM_reg_0_15_0_0        |    <0.001 |
|         RAM_reg_0_15_0_0__0     |    <0.001 |
|         RAM_reg_0_15_0_0__1     |    <0.001 |
|         RAM_reg_0_15_0_0__10    |    <0.001 |
|         RAM_reg_0_15_0_0__11    |    <0.001 |
|         RAM_reg_0_15_0_0__12    |    <0.001 |
|         RAM_reg_0_15_0_0__13    |    <0.001 |
|         RAM_reg_0_15_0_0__14    |    <0.001 |
|         RAM_reg_0_15_0_0__15    |    <0.001 |
|         RAM_reg_0_15_0_0__16    |    <0.001 |
|         RAM_reg_0_15_0_0__17    |    <0.001 |
|         RAM_reg_0_15_0_0__18    |    <0.001 |
|         RAM_reg_0_15_0_0__19    |    <0.001 |
|         RAM_reg_0_15_0_0__2     |    <0.001 |
|         RAM_reg_0_15_0_0__20    |    <0.001 |
|         RAM_reg_0_15_0_0__21    |    <0.001 |
|         RAM_reg_0_15_0_0__22    |    <0.001 |
|         RAM_reg_0_15_0_0__23    |    <0.001 |
|         RAM_reg_0_15_0_0__24    |    <0.001 |
|         RAM_reg_0_15_0_0__25    |    <0.001 |
|         RAM_reg_0_15_0_0__26    |    <0.001 |
|         RAM_reg_0_15_0_0__27    |    <0.001 |
|         RAM_reg_0_15_0_0__28    |    <0.001 |
|         RAM_reg_0_15_0_0__29    |    <0.001 |
|         RAM_reg_0_15_0_0__3     |    <0.001 |
|         RAM_reg_0_15_0_0__30    |    <0.001 |
|         RAM_reg_0_15_0_0__4     |    <0.001 |
|         RAM_reg_0_15_0_0__5     |    <0.001 |
|         RAM_reg_0_15_0_0__6     |    <0.001 |
|         RAM_reg_0_15_0_0__7     |    <0.001 |
|         RAM_reg_0_15_0_0__8     |    <0.001 |
|         RAM_reg_0_15_0_0__9     |    <0.001 |
|         RAM_reg_1024_1151_0_0   |    <0.001 |
|         RAM_reg_1024_1151_10_10 |    <0.001 |
|         RAM_reg_1024_1151_11_11 |    <0.001 |
|         RAM_reg_1024_1151_12_12 |    <0.001 |
|         RAM_reg_1024_1151_13_13 |    <0.001 |
|         RAM_reg_1024_1151_14_14 |    <0.001 |
|         RAM_reg_1024_1151_15_15 |    <0.001 |
|         RAM_reg_1024_1151_16_16 |    <0.001 |
|         RAM_reg_1024_1151_17_17 |    <0.001 |
|         RAM_reg_1024_1151_18_18 |    <0.001 |
|         RAM_reg_1024_1151_19_19 |    <0.001 |
|         RAM_reg_1024_1151_1_1   |    <0.001 |
|         RAM_reg_1024_1151_20_20 |    <0.001 |
|         RAM_reg_1024_1151_21_21 |    <0.001 |
|         RAM_reg_1024_1151_22_22 |    <0.001 |
|         RAM_reg_1024_1151_23_23 |    <0.001 |
|         RAM_reg_1024_1151_24_24 |    <0.001 |
|         RAM_reg_1024_1151_25_25 |    <0.001 |
|         RAM_reg_1024_1151_26_26 |    <0.001 |
|         RAM_reg_1024_1151_27_27 |    <0.001 |
|         RAM_reg_1024_1151_28_28 |    <0.001 |
|         RAM_reg_1024_1151_29_29 |    <0.001 |
|         RAM_reg_1024_1151_2_2   |    <0.001 |
|         RAM_reg_1024_1151_30_30 |    <0.001 |
|         RAM_reg_1024_1151_31_31 |    <0.001 |
|         RAM_reg_1024_1151_3_3   |    <0.001 |
|         RAM_reg_1024_1151_4_4   |    <0.001 |
|         RAM_reg_1024_1151_5_5   |    <0.001 |
|         RAM_reg_1024_1151_6_6   |    <0.001 |
|         RAM_reg_1024_1151_7_7   |    <0.001 |
|         RAM_reg_1024_1151_8_8   |    <0.001 |
|         RAM_reg_1024_1151_9_9   |    <0.001 |
|         RAM_reg_1152_1279_0_0   |    <0.001 |
|         RAM_reg_1152_1279_10_10 |    <0.001 |
|         RAM_reg_1152_1279_11_11 |    <0.001 |
|         RAM_reg_1152_1279_12_12 |    <0.001 |
|         RAM_reg_1152_1279_13_13 |    <0.001 |
|         RAM_reg_1152_1279_14_14 |    <0.001 |
|         RAM_reg_1152_1279_15_15 |    <0.001 |
|         RAM_reg_1152_1279_16_16 |    <0.001 |
|         RAM_reg_1152_1279_17_17 |    <0.001 |
|         RAM_reg_1152_1279_18_18 |    <0.001 |
|         RAM_reg_1152_1279_19_19 |    <0.001 |
|         RAM_reg_1152_1279_1_1   |    <0.001 |
|         RAM_reg_1152_1279_20_20 |    <0.001 |
|         RAM_reg_1152_1279_21_21 |    <0.001 |
|         RAM_reg_1152_1279_22_22 |    <0.001 |
|         RAM_reg_1152_1279_23_23 |    <0.001 |
|         RAM_reg_1152_1279_24_24 |    <0.001 |
|         RAM_reg_1152_1279_25_25 |    <0.001 |
|         RAM_reg_1152_1279_26_26 |    <0.001 |
|         RAM_reg_1152_1279_27_27 |    <0.001 |
|         RAM_reg_1152_1279_28_28 |    <0.001 |
|         RAM_reg_1152_1279_29_29 |    <0.001 |
|         RAM_reg_1152_1279_2_2   |    <0.001 |
|         RAM_reg_1152_1279_30_30 |    <0.001 |
|         RAM_reg_1152_1279_31_31 |    <0.001 |
|         RAM_reg_1152_1279_3_3   |    <0.001 |
|         RAM_reg_1152_1279_4_4   |    <0.001 |
|         RAM_reg_1152_1279_5_5   |    <0.001 |
|         RAM_reg_1152_1279_6_6   |    <0.001 |
|         RAM_reg_1152_1279_7_7   |    <0.001 |
|         RAM_reg_1152_1279_8_8   |    <0.001 |
|         RAM_reg_1152_1279_9_9   |    <0.001 |
|         RAM_reg_1280_1407_0_0   |    <0.001 |
|         RAM_reg_1280_1407_10_10 |    <0.001 |
|         RAM_reg_1280_1407_11_11 |    <0.001 |
|         RAM_reg_1280_1407_12_12 |    <0.001 |
|         RAM_reg_1280_1407_13_13 |    <0.001 |
|         RAM_reg_1280_1407_14_14 |    <0.001 |
|         RAM_reg_1280_1407_15_15 |    <0.001 |
|         RAM_reg_1280_1407_16_16 |    <0.001 |
|         RAM_reg_1280_1407_17_17 |    <0.001 |
|         RAM_reg_1280_1407_18_18 |    <0.001 |
|         RAM_reg_1280_1407_19_19 |    <0.001 |
|         RAM_reg_1280_1407_1_1   |    <0.001 |
|         RAM_reg_1280_1407_20_20 |    <0.001 |
|         RAM_reg_1280_1407_21_21 |    <0.001 |
|         RAM_reg_1280_1407_22_22 |    <0.001 |
|         RAM_reg_1280_1407_23_23 |    <0.001 |
|         RAM_reg_1280_1407_24_24 |    <0.001 |
|         RAM_reg_1280_1407_25_25 |    <0.001 |
|         RAM_reg_1280_1407_26_26 |    <0.001 |
|         RAM_reg_1280_1407_27_27 |    <0.001 |
|         RAM_reg_1280_1407_28_28 |    <0.001 |
|         RAM_reg_1280_1407_29_29 |    <0.001 |
|         RAM_reg_1280_1407_2_2   |    <0.001 |
|         RAM_reg_1280_1407_30_30 |    <0.001 |
|         RAM_reg_1280_1407_31_31 |    <0.001 |
|         RAM_reg_1280_1407_3_3   |    <0.001 |
|         RAM_reg_1280_1407_4_4   |    <0.001 |
|         RAM_reg_1280_1407_5_5   |    <0.001 |
|         RAM_reg_1280_1407_6_6   |    <0.001 |
|         RAM_reg_1280_1407_7_7   |    <0.001 |
|         RAM_reg_1280_1407_8_8   |    <0.001 |
|         RAM_reg_1280_1407_9_9   |    <0.001 |
|         RAM_reg_128_255_0_0     |    <0.001 |
|         RAM_reg_128_255_10_10   |    <0.001 |
|         RAM_reg_128_255_11_11   |    <0.001 |
|         RAM_reg_128_255_12_12   |    <0.001 |
|         RAM_reg_128_255_13_13   |    <0.001 |
|         RAM_reg_128_255_14_14   |    <0.001 |
|         RAM_reg_128_255_15_15   |    <0.001 |
|         RAM_reg_128_255_16_16   |    <0.001 |
|         RAM_reg_128_255_17_17   |    <0.001 |
|         RAM_reg_128_255_18_18   |    <0.001 |
|         RAM_reg_128_255_19_19   |    <0.001 |
|         RAM_reg_128_255_1_1     |    <0.001 |
|         RAM_reg_128_255_20_20   |    <0.001 |
|         RAM_reg_128_255_21_21   |    <0.001 |
|         RAM_reg_128_255_22_22   |    <0.001 |
|         RAM_reg_128_255_23_23   |    <0.001 |
|         RAM_reg_128_255_24_24   |    <0.001 |
|         RAM_reg_128_255_25_25   |    <0.001 |
|         RAM_reg_128_255_26_26   |    <0.001 |
|         RAM_reg_128_255_27_27   |    <0.001 |
|         RAM_reg_128_255_28_28   |    <0.001 |
|         RAM_reg_128_255_29_29   |    <0.001 |
|         RAM_reg_128_255_2_2     |    <0.001 |
|         RAM_reg_128_255_30_30   |    <0.001 |
|         RAM_reg_128_255_31_31   |    <0.001 |
|         RAM_reg_128_255_3_3     |    <0.001 |
|         RAM_reg_128_255_4_4     |    <0.001 |
|         RAM_reg_128_255_5_5     |    <0.001 |
|         RAM_reg_128_255_6_6     |    <0.001 |
|         RAM_reg_128_255_7_7     |    <0.001 |
|         RAM_reg_128_255_8_8     |    <0.001 |
|         RAM_reg_128_255_9_9     |    <0.001 |
|         RAM_reg_1408_1535_0_0   |    <0.001 |
|         RAM_reg_1408_1535_10_10 |    <0.001 |
|         RAM_reg_1408_1535_11_11 |    <0.001 |
|         RAM_reg_1408_1535_12_12 |    <0.001 |
|         RAM_reg_1408_1535_13_13 |    <0.001 |
|         RAM_reg_1408_1535_14_14 |    <0.001 |
|         RAM_reg_1408_1535_15_15 |    <0.001 |
|         RAM_reg_1408_1535_16_16 |    <0.001 |
|         RAM_reg_1408_1535_17_17 |    <0.001 |
|         RAM_reg_1408_1535_18_18 |    <0.001 |
|         RAM_reg_1408_1535_19_19 |    <0.001 |
|         RAM_reg_1408_1535_1_1   |    <0.001 |
|         RAM_reg_1408_1535_20_20 |    <0.001 |
|         RAM_reg_1408_1535_21_21 |    <0.001 |
|         RAM_reg_1408_1535_22_22 |    <0.001 |
|         RAM_reg_1408_1535_23_23 |    <0.001 |
|         RAM_reg_1408_1535_24_24 |    <0.001 |
|         RAM_reg_1408_1535_25_25 |    <0.001 |
|         RAM_reg_1408_1535_26_26 |    <0.001 |
|         RAM_reg_1408_1535_27_27 |    <0.001 |
|         RAM_reg_1408_1535_28_28 |    <0.001 |
|         RAM_reg_1408_1535_29_29 |    <0.001 |
|         RAM_reg_1408_1535_2_2   |    <0.001 |
|         RAM_reg_1408_1535_30_30 |    <0.001 |
|         RAM_reg_1408_1535_31_31 |    <0.001 |
|         RAM_reg_1408_1535_3_3   |    <0.001 |
|         RAM_reg_1408_1535_4_4   |    <0.001 |
|         RAM_reg_1408_1535_5_5   |    <0.001 |
|         RAM_reg_1408_1535_6_6   |    <0.001 |
|         RAM_reg_1408_1535_7_7   |    <0.001 |
|         RAM_reg_1408_1535_8_8   |    <0.001 |
|         RAM_reg_1408_1535_9_9   |    <0.001 |
|         RAM_reg_1536_1663_0_0   |    <0.001 |
|         RAM_reg_1536_1663_10_10 |    <0.001 |
|         RAM_reg_1536_1663_11_11 |    <0.001 |
|         RAM_reg_1536_1663_12_12 |    <0.001 |
|         RAM_reg_1536_1663_13_13 |    <0.001 |
|         RAM_reg_1536_1663_14_14 |    <0.001 |
|         RAM_reg_1536_1663_15_15 |    <0.001 |
|         RAM_reg_1536_1663_16_16 |    <0.001 |
|         RAM_reg_1536_1663_17_17 |    <0.001 |
|         RAM_reg_1536_1663_18_18 |    <0.001 |
|         RAM_reg_1536_1663_19_19 |    <0.001 |
|         RAM_reg_1536_1663_1_1   |    <0.001 |
|         RAM_reg_1536_1663_20_20 |    <0.001 |
|         RAM_reg_1536_1663_21_21 |    <0.001 |
|         RAM_reg_1536_1663_22_22 |    <0.001 |
|         RAM_reg_1536_1663_23_23 |    <0.001 |
|         RAM_reg_1536_1663_24_24 |    <0.001 |
|         RAM_reg_1536_1663_25_25 |    <0.001 |
|         RAM_reg_1536_1663_26_26 |    <0.001 |
|         RAM_reg_1536_1663_27_27 |    <0.001 |
|         RAM_reg_1536_1663_28_28 |    <0.001 |
|         RAM_reg_1536_1663_29_29 |    <0.001 |
|         RAM_reg_1536_1663_2_2   |    <0.001 |
|         RAM_reg_1536_1663_30_30 |    <0.001 |
|         RAM_reg_1536_1663_31_31 |    <0.001 |
|         RAM_reg_1536_1663_3_3   |    <0.001 |
|         RAM_reg_1536_1663_4_4   |    <0.001 |
|         RAM_reg_1536_1663_5_5   |    <0.001 |
|         RAM_reg_1536_1663_6_6   |    <0.001 |
|         RAM_reg_1536_1663_7_7   |    <0.001 |
|         RAM_reg_1536_1663_8_8   |    <0.001 |
|         RAM_reg_1536_1663_9_9   |    <0.001 |
|         RAM_reg_1664_1791_0_0   |    <0.001 |
|         RAM_reg_1664_1791_10_10 |    <0.001 |
|         RAM_reg_1664_1791_11_11 |    <0.001 |
|         RAM_reg_1664_1791_12_12 |    <0.001 |
|         RAM_reg_1664_1791_13_13 |    <0.001 |
|         RAM_reg_1664_1791_14_14 |    <0.001 |
|         RAM_reg_1664_1791_15_15 |    <0.001 |
|         RAM_reg_1664_1791_16_16 |    <0.001 |
|         RAM_reg_1664_1791_17_17 |    <0.001 |
|         RAM_reg_1664_1791_18_18 |    <0.001 |
|         RAM_reg_1664_1791_19_19 |    <0.001 |
|         RAM_reg_1664_1791_1_1   |    <0.001 |
|         RAM_reg_1664_1791_20_20 |    <0.001 |
|         RAM_reg_1664_1791_21_21 |    <0.001 |
|         RAM_reg_1664_1791_22_22 |    <0.001 |
|         RAM_reg_1664_1791_23_23 |    <0.001 |
|         RAM_reg_1664_1791_24_24 |    <0.001 |
|         RAM_reg_1664_1791_25_25 |    <0.001 |
|         RAM_reg_1664_1791_26_26 |    <0.001 |
|         RAM_reg_1664_1791_27_27 |    <0.001 |
|         RAM_reg_1664_1791_28_28 |    <0.001 |
|         RAM_reg_1664_1791_29_29 |    <0.001 |
|         RAM_reg_1664_1791_2_2   |    <0.001 |
|         RAM_reg_1664_1791_30_30 |    <0.001 |
|         RAM_reg_1664_1791_31_31 |    <0.001 |
|         RAM_reg_1664_1791_3_3   |    <0.001 |
|         RAM_reg_1664_1791_4_4   |    <0.001 |
|         RAM_reg_1664_1791_5_5   |    <0.001 |
|         RAM_reg_1664_1791_6_6   |    <0.001 |
|         RAM_reg_1664_1791_7_7   |    <0.001 |
|         RAM_reg_1664_1791_8_8   |    <0.001 |
|         RAM_reg_1664_1791_9_9   |    <0.001 |
|         RAM_reg_1792_1919_0_0   |    <0.001 |
|         RAM_reg_1792_1919_10_10 |    <0.001 |
|         RAM_reg_1792_1919_11_11 |    <0.001 |
|         RAM_reg_1792_1919_12_12 |    <0.001 |
|         RAM_reg_1792_1919_13_13 |    <0.001 |
|         RAM_reg_1792_1919_14_14 |    <0.001 |
|         RAM_reg_1792_1919_15_15 |    <0.001 |
|         RAM_reg_1792_1919_16_16 |    <0.001 |
|         RAM_reg_1792_1919_17_17 |    <0.001 |
|         RAM_reg_1792_1919_18_18 |    <0.001 |
|         RAM_reg_1792_1919_19_19 |    <0.001 |
|         RAM_reg_1792_1919_1_1   |    <0.001 |
|         RAM_reg_1792_1919_20_20 |    <0.001 |
|         RAM_reg_1792_1919_21_21 |    <0.001 |
|         RAM_reg_1792_1919_22_22 |    <0.001 |
|         RAM_reg_1792_1919_23_23 |    <0.001 |
|         RAM_reg_1792_1919_24_24 |    <0.001 |
|         RAM_reg_1792_1919_25_25 |    <0.001 |
|         RAM_reg_1792_1919_26_26 |    <0.001 |
|         RAM_reg_1792_1919_27_27 |    <0.001 |
|         RAM_reg_1792_1919_28_28 |    <0.001 |
|         RAM_reg_1792_1919_29_29 |    <0.001 |
|         RAM_reg_1792_1919_2_2   |    <0.001 |
|         RAM_reg_1792_1919_30_30 |    <0.001 |
|         RAM_reg_1792_1919_31_31 |    <0.001 |
|         RAM_reg_1792_1919_3_3   |    <0.001 |
|         RAM_reg_1792_1919_4_4   |    <0.001 |
|         RAM_reg_1792_1919_5_5   |    <0.001 |
|         RAM_reg_1792_1919_6_6   |    <0.001 |
|         RAM_reg_1792_1919_7_7   |    <0.001 |
|         RAM_reg_1792_1919_8_8   |    <0.001 |
|         RAM_reg_1792_1919_9_9   |    <0.001 |
|         RAM_reg_1920_2047_0_0   |    <0.001 |
|         RAM_reg_1920_2047_10_10 |    <0.001 |
|         RAM_reg_1920_2047_11_11 |    <0.001 |
|         RAM_reg_1920_2047_12_12 |    <0.001 |
|         RAM_reg_1920_2047_13_13 |    <0.001 |
|         RAM_reg_1920_2047_14_14 |    <0.001 |
|         RAM_reg_1920_2047_15_15 |    <0.001 |
|         RAM_reg_1920_2047_16_16 |    <0.001 |
|         RAM_reg_1920_2047_17_17 |    <0.001 |
|         RAM_reg_1920_2047_18_18 |    <0.001 |
|         RAM_reg_1920_2047_19_19 |    <0.001 |
|         RAM_reg_1920_2047_1_1   |    <0.001 |
|         RAM_reg_1920_2047_20_20 |    <0.001 |
|         RAM_reg_1920_2047_21_21 |    <0.001 |
|         RAM_reg_1920_2047_22_22 |    <0.001 |
|         RAM_reg_1920_2047_23_23 |    <0.001 |
|         RAM_reg_1920_2047_24_24 |    <0.001 |
|         RAM_reg_1920_2047_25_25 |    <0.001 |
|         RAM_reg_1920_2047_26_26 |    <0.001 |
|         RAM_reg_1920_2047_27_27 |    <0.001 |
|         RAM_reg_1920_2047_28_28 |    <0.001 |
|         RAM_reg_1920_2047_29_29 |    <0.001 |
|         RAM_reg_1920_2047_2_2   |    <0.001 |
|         RAM_reg_1920_2047_30_30 |    <0.001 |
|         RAM_reg_1920_2047_31_31 |    <0.001 |
|         RAM_reg_1920_2047_3_3   |    <0.001 |
|         RAM_reg_1920_2047_4_4   |    <0.001 |
|         RAM_reg_1920_2047_5_5   |    <0.001 |
|         RAM_reg_1920_2047_6_6   |    <0.001 |
|         RAM_reg_1920_2047_7_7   |    <0.001 |
|         RAM_reg_1920_2047_8_8   |    <0.001 |
|         RAM_reg_1920_2047_9_9   |    <0.001 |
|         RAM_reg_256_383_0_0     |    <0.001 |
|         RAM_reg_256_383_10_10   |    <0.001 |
|         RAM_reg_256_383_11_11   |    <0.001 |
|         RAM_reg_256_383_12_12   |    <0.001 |
|         RAM_reg_256_383_13_13   |    <0.001 |
|         RAM_reg_256_383_14_14   |    <0.001 |
|         RAM_reg_256_383_15_15   |    <0.001 |
|         RAM_reg_256_383_16_16   |    <0.001 |
|         RAM_reg_256_383_17_17   |    <0.001 |
|         RAM_reg_256_383_18_18   |    <0.001 |
|         RAM_reg_256_383_19_19   |    <0.001 |
|         RAM_reg_256_383_1_1     |    <0.001 |
|         RAM_reg_256_383_20_20   |    <0.001 |
|         RAM_reg_256_383_21_21   |    <0.001 |
|         RAM_reg_256_383_22_22   |    <0.001 |
|         RAM_reg_256_383_23_23   |    <0.001 |
|         RAM_reg_256_383_24_24   |    <0.001 |
|         RAM_reg_256_383_25_25   |    <0.001 |
|         RAM_reg_256_383_26_26   |    <0.001 |
|         RAM_reg_256_383_27_27   |    <0.001 |
|         RAM_reg_256_383_28_28   |    <0.001 |
|         RAM_reg_256_383_29_29   |    <0.001 |
|         RAM_reg_256_383_2_2     |    <0.001 |
|         RAM_reg_256_383_30_30   |    <0.001 |
|         RAM_reg_256_383_31_31   |    <0.001 |
|         RAM_reg_256_383_3_3     |    <0.001 |
|         RAM_reg_256_383_4_4     |    <0.001 |
|         RAM_reg_256_383_5_5     |    <0.001 |
|         RAM_reg_256_383_6_6     |    <0.001 |
|         RAM_reg_256_383_7_7     |    <0.001 |
|         RAM_reg_256_383_8_8     |    <0.001 |
|         RAM_reg_256_383_9_9     |    <0.001 |
|         RAM_reg_384_511_0_0     |    <0.001 |
|         RAM_reg_384_511_10_10   |    <0.001 |
|         RAM_reg_384_511_11_11   |    <0.001 |
|         RAM_reg_384_511_12_12   |    <0.001 |
|         RAM_reg_384_511_13_13   |    <0.001 |
|         RAM_reg_384_511_14_14   |    <0.001 |
|         RAM_reg_384_511_15_15   |    <0.001 |
|         RAM_reg_384_511_16_16   |    <0.001 |
|         RAM_reg_384_511_17_17   |    <0.001 |
|         RAM_reg_384_511_18_18   |    <0.001 |
|         RAM_reg_384_511_19_19   |    <0.001 |
|         RAM_reg_384_511_1_1     |    <0.001 |
|         RAM_reg_384_511_20_20   |    <0.001 |
|         RAM_reg_384_511_21_21   |    <0.001 |
|         RAM_reg_384_511_22_22   |    <0.001 |
|         RAM_reg_384_511_23_23   |    <0.001 |
|         RAM_reg_384_511_24_24   |    <0.001 |
|         RAM_reg_384_511_25_25   |    <0.001 |
|         RAM_reg_384_511_26_26   |    <0.001 |
|         RAM_reg_384_511_27_27   |    <0.001 |
|         RAM_reg_384_511_28_28   |    <0.001 |
|         RAM_reg_384_511_29_29   |    <0.001 |
|         RAM_reg_384_511_2_2     |    <0.001 |
|         RAM_reg_384_511_30_30   |    <0.001 |
|         RAM_reg_384_511_31_31   |    <0.001 |
|         RAM_reg_384_511_3_3     |    <0.001 |
|         RAM_reg_384_511_4_4     |    <0.001 |
|         RAM_reg_384_511_5_5     |    <0.001 |
|         RAM_reg_384_511_6_6     |    <0.001 |
|         RAM_reg_384_511_7_7     |    <0.001 |
|         RAM_reg_384_511_8_8     |    <0.001 |
|         RAM_reg_384_511_9_9     |    <0.001 |
|         RAM_reg_512_639_0_0     |    <0.001 |
|         RAM_reg_512_639_10_10   |    <0.001 |
|         RAM_reg_512_639_11_11   |    <0.001 |
|         RAM_reg_512_639_12_12   |    <0.001 |
|         RAM_reg_512_639_13_13   |    <0.001 |
|         RAM_reg_512_639_14_14   |    <0.001 |
|         RAM_reg_512_639_15_15   |    <0.001 |
|         RAM_reg_512_639_16_16   |    <0.001 |
|         RAM_reg_512_639_17_17   |    <0.001 |
|         RAM_reg_512_639_18_18   |    <0.001 |
|         RAM_reg_512_639_19_19   |    <0.001 |
|         RAM_reg_512_639_1_1     |    <0.001 |
|         RAM_reg_512_639_20_20   |    <0.001 |
|         RAM_reg_512_639_21_21   |    <0.001 |
|         RAM_reg_512_639_22_22   |    <0.001 |
|         RAM_reg_512_639_23_23   |    <0.001 |
|         RAM_reg_512_639_24_24   |    <0.001 |
|         RAM_reg_512_639_25_25   |    <0.001 |
|         RAM_reg_512_639_26_26   |    <0.001 |
|         RAM_reg_512_639_27_27   |    <0.001 |
|         RAM_reg_512_639_28_28   |    <0.001 |
|         RAM_reg_512_639_29_29   |    <0.001 |
|         RAM_reg_512_639_2_2     |    <0.001 |
|         RAM_reg_512_639_30_30   |    <0.001 |
|         RAM_reg_512_639_31_31   |    <0.001 |
|         RAM_reg_512_639_3_3     |    <0.001 |
|         RAM_reg_512_639_4_4     |    <0.001 |
|         RAM_reg_512_639_5_5     |    <0.001 |
|         RAM_reg_512_639_6_6     |    <0.001 |
|         RAM_reg_512_639_7_7     |    <0.001 |
|         RAM_reg_512_639_8_8     |    <0.001 |
|         RAM_reg_512_639_9_9     |    <0.001 |
|         RAM_reg_640_767_0_0     |    <0.001 |
|         RAM_reg_640_767_10_10   |    <0.001 |
|         RAM_reg_640_767_11_11   |    <0.001 |
|         RAM_reg_640_767_12_12   |    <0.001 |
|         RAM_reg_640_767_13_13   |    <0.001 |
|         RAM_reg_640_767_14_14   |    <0.001 |
|         RAM_reg_640_767_15_15   |    <0.001 |
|         RAM_reg_640_767_16_16   |    <0.001 |
|         RAM_reg_640_767_17_17   |    <0.001 |
|         RAM_reg_640_767_18_18   |    <0.001 |
|         RAM_reg_640_767_19_19   |    <0.001 |
|         RAM_reg_640_767_1_1     |    <0.001 |
|         RAM_reg_640_767_20_20   |    <0.001 |
|         RAM_reg_640_767_21_21   |    <0.001 |
|         RAM_reg_640_767_22_22   |    <0.001 |
|         RAM_reg_640_767_23_23   |    <0.001 |
|         RAM_reg_640_767_24_24   |    <0.001 |
|         RAM_reg_640_767_25_25   |    <0.001 |
|         RAM_reg_640_767_26_26   |    <0.001 |
|         RAM_reg_640_767_27_27   |    <0.001 |
|         RAM_reg_640_767_28_28   |    <0.001 |
|         RAM_reg_640_767_29_29   |    <0.001 |
|         RAM_reg_640_767_2_2     |    <0.001 |
|         RAM_reg_640_767_30_30   |    <0.001 |
|         RAM_reg_640_767_31_31   |    <0.001 |
|         RAM_reg_640_767_3_3     |    <0.001 |
|         RAM_reg_640_767_4_4     |    <0.001 |
|         RAM_reg_640_767_5_5     |    <0.001 |
|         RAM_reg_640_767_6_6     |    <0.001 |
|         RAM_reg_640_767_7_7     |    <0.001 |
|         RAM_reg_640_767_8_8     |    <0.001 |
|         RAM_reg_640_767_9_9     |    <0.001 |
|         RAM_reg_768_895_0_0     |    <0.001 |
|         RAM_reg_768_895_10_10   |    <0.001 |
|         RAM_reg_768_895_11_11   |    <0.001 |
|         RAM_reg_768_895_12_12   |    <0.001 |
|         RAM_reg_768_895_13_13   |    <0.001 |
|         RAM_reg_768_895_14_14   |    <0.001 |
|         RAM_reg_768_895_15_15   |    <0.001 |
|         RAM_reg_768_895_16_16   |    <0.001 |
|         RAM_reg_768_895_17_17   |    <0.001 |
|         RAM_reg_768_895_18_18   |    <0.001 |
|         RAM_reg_768_895_19_19   |    <0.001 |
|         RAM_reg_768_895_1_1     |    <0.001 |
|         RAM_reg_768_895_20_20   |    <0.001 |
|         RAM_reg_768_895_21_21   |    <0.001 |
|         RAM_reg_768_895_22_22   |    <0.001 |
|         RAM_reg_768_895_23_23   |    <0.001 |
|         RAM_reg_768_895_24_24   |    <0.001 |
|         RAM_reg_768_895_25_25   |    <0.001 |
|         RAM_reg_768_895_26_26   |    <0.001 |
|         RAM_reg_768_895_27_27   |    <0.001 |
|         RAM_reg_768_895_28_28   |    <0.001 |
|         RAM_reg_768_895_29_29   |    <0.001 |
|         RAM_reg_768_895_2_2     |    <0.001 |
|         RAM_reg_768_895_30_30   |    <0.001 |
|         RAM_reg_768_895_31_31   |    <0.001 |
|         RAM_reg_768_895_3_3     |    <0.001 |
|         RAM_reg_768_895_4_4     |    <0.001 |
|         RAM_reg_768_895_5_5     |    <0.001 |
|         RAM_reg_768_895_6_6     |    <0.001 |
|         RAM_reg_768_895_7_7     |    <0.001 |
|         RAM_reg_768_895_8_8     |    <0.001 |
|         RAM_reg_768_895_9_9     |    <0.001 |
|         RAM_reg_896_1023_0_0    |    <0.001 |
|         RAM_reg_896_1023_10_10  |    <0.001 |
|         RAM_reg_896_1023_11_11  |    <0.001 |
|         RAM_reg_896_1023_12_12  |    <0.001 |
|         RAM_reg_896_1023_13_13  |    <0.001 |
|         RAM_reg_896_1023_14_14  |    <0.001 |
|         RAM_reg_896_1023_15_15  |    <0.001 |
|         RAM_reg_896_1023_16_16  |    <0.001 |
|         RAM_reg_896_1023_17_17  |    <0.001 |
|         RAM_reg_896_1023_18_18  |    <0.001 |
|         RAM_reg_896_1023_19_19  |    <0.001 |
|         RAM_reg_896_1023_1_1    |    <0.001 |
|         RAM_reg_896_1023_20_20  |    <0.001 |
|         RAM_reg_896_1023_21_21  |    <0.001 |
|         RAM_reg_896_1023_22_22  |    <0.001 |
|         RAM_reg_896_1023_23_23  |    <0.001 |
|         RAM_reg_896_1023_24_24  |    <0.001 |
|         RAM_reg_896_1023_25_25  |    <0.001 |
|         RAM_reg_896_1023_26_26  |    <0.001 |
|         RAM_reg_896_1023_27_27  |    <0.001 |
|         RAM_reg_896_1023_28_28  |    <0.001 |
|         RAM_reg_896_1023_29_29  |    <0.001 |
|         RAM_reg_896_1023_2_2    |    <0.001 |
|         RAM_reg_896_1023_30_30  |    <0.001 |
|         RAM_reg_896_1023_31_31  |    <0.001 |
|         RAM_reg_896_1023_3_3    |    <0.001 |
|         RAM_reg_896_1023_4_4    |    <0.001 |
|         RAM_reg_896_1023_5_5    |    <0.001 |
|         RAM_reg_896_1023_6_6    |    <0.001 |
|         RAM_reg_896_1023_7_7    |    <0.001 |
|         RAM_reg_896_1023_8_8    |    <0.001 |
|         RAM_reg_896_1023_9_9    |    <0.001 |
|       Multiplier_Inst           |     0.005 |
|       Register_File_Instantiate |     0.005 |
|     MainCtrlIns                 |     0.002 |
|   timer                         |    <0.001 |
+---------------------------------+-----------+


