// Seed: 591595841
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    output logic id_2,
    id_9,
    input uwire id_3,
    input supply1 id_4,
    input logic id_5,
    input tri id_6,
    input wor id_7
);
  assign id_2 = id_1;
  always
    if (id_9) id_2 = -1;
    else
      case (id_0)
        1: id_2 <= id_5;
        (id_4): #1 wait (1 + -1'b0 && -1);
      endcase
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  always
    if (id_4 - -1 - id_7)
      `define pp_10 0
endmodule
