#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar  6 14:00:10 2019
# Process ID: 1780
# Current directory: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6512 C:\Users\ZZ\Documents\Xilinx_Ethernet_1G_ZZ\Ethernet_1G_ZZ.xpr
# Log file: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado.log
# Journal file: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 856.957 ; gain = 103.992
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_x'...
catch { config_ip_cache -export [get_ips -all fifo_x] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_x, cache-ID = 533bc868d8f29986; cache size = 21.860 MB.
catch { [ delete_ip_run [get_ips -all fifo_x] ] }
INFO: [Project 1-386] Moving file 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci' from fileset 'fifo_x' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci'
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 943.336 ; gain = 0.000
update_compile_order -fileset sources_1
run 100 us
run 100 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci' is already up-to-date
[Wed Mar  6 14:03:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci' is already up-to-date
[Wed Mar  6 14:04:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci' is already up-to-date
[Wed Mar  6 14:07:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1807.379 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1807.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1892.770 ; gain = 930.684
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Enable_Reset_Synchronization {true} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Dout_Reset {true}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_x'...
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
launch_runs -jobs 4 fifo_x_synth_1
[Wed Mar  6 14:09:42 2019] Launched fifo_x_synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Mar  6 14:09:55 2019] Launched fifo_x_synth_1, synth_1...
Run output will be captured here:
fifo_x_synth_1: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
synth_1: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 14:09:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
set_property -dict [list CONFIG.Enable_Reset_Synchronization {false} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_x'...
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
reset_run fifo_x_synth_1
launch_runs -jobs 4 fifo_x_synth_1
[Wed Mar  6 14:11:53 2019] Launched fifo_x_synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Mar  6 14:13:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 14:13:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 14:16:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2224.191 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2224.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 14:36:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 14:36:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2250.551 ; gain = 0.000
run 1 s
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:03:00 ; elapsed = 00:02:32 . Memory (MB): peak = 2250.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Mar  6 16:54:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 16:54:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 16:57:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2250.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2250.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  6 18:55:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar  6 18:56:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 18:58:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar  6 19:31:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar  6 19:32:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 19:36:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 2281.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 2281.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 19:44:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 19:44:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e1/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e2/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc will not be read for this cell.
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e1/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e2/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc will not be read for this cell.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-344] 'open_run' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
reset_run impl_1
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  6 19:50:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 19:50:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 19:54:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  6 20:00:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 20:00:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  6 20:02:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Wed Mar  6 20:02:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar  7 16:05:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar  7 16:06:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar  7 16:18:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Thu Mar  7 16:18:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e1/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e2/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc will not be read for this cell.
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e1/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_x' for instance 'e2/fifo'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc will not be read for this cell.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-344] 'open_run' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  7 16:29:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Thu Mar  7 16:29:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar  7 16:36:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Thu Mar  7 16:36:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  7 16:41:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Thu Mar  7 16:41:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  7 16:47:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'e1/fifo'
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'e2/fifo/U0'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc:60]
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'e2/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'e2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 18:10:56 2019...
