#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct  2 19:06:19 2022
# Process ID: 19420
# Current directory: F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19500 F:\Git_repository\OurEDA\OurEDA-P1K\Fpga\OurEDA-P1K_zynq\OurEDA-P1K_zynq.xpr
# Log file: F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/vivado.log
# Journal file: F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.188 ; gain = 0.000
update_compile_order -fileset sources_1
create_peripheral xilinx.com user axi2uart 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi2uart:1.0]
set_property VALUE 9 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axi2uart:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi2uart:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi2uart:1.0]
set_property  ip_repo_paths  F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axi2uart_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
ipx::edit_ip_in_project -upgrade true -name axi2uart_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2uart_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2uart_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0/src {F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Uart/uart_rx.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Uart/uart_tx.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Uart/uart_top.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Uart/control.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Uart/uart_clk_gen.v}
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user axi2gpio 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]
set_property VALUE 9 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]
set_property  ip_repo_paths  {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axi2gpio_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
ipx::edit_ip_in_project -upgrade true -name axi2gpio_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2gpio_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2gpio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src {F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pwm/pwm.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Gpio/gpio.v}
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user axi2iic 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi2iic:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi2iic:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi2iic:1.0]
set_property  ip_repo_paths  {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axi2iic_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
create_peripheral xilinx.com user axi2dvp 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:axi2dvp:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:axi2dvp:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi2dvp:1.0]
set_property  ip_repo_paths  {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axi2dvp_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
open_bd_design {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.srcs/sources_1/bd/design_main/design_main.bd}
Reading block design file <F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.srcs/sources_1/bd/design_main/design_main.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - zynq_ps
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_ps7_reset
Successfully read diagram <design_main> from block design file <F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.srcs/sources_1/bd/design_main/design_main.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_mcs:3.0 microblaze_mcs_0
endgroup
set_property -dict [list CONFIG.USE_GPO1 {1}] [get_bd_cells microblaze_mcs_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
delete_bd_objs [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_cells microblaze_mcs_0]
ipx::edit_ip_in_project -upgrade true -name axi2gpio_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2gpio_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2gpio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src {F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pwm/pwm.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Gpio/gpio.v}
ERROR: [Vivado 12-3630] The destination file 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src/pwm.v' already exists, please use -force if you want to overwrite!
add_files -norecurse {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src/gpio.v F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src/pwm.v}
update_compile_order -fileset sources_1
close [ open F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src/gpio_top.v w ]
add_files F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src/gpio_top.v
update_compile_order -fileset sources_1
current_project OurEDA-P1K_zynq
open_bd_design {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.srcs/sources_1/bd/design_main/design_main.bd}
current_project axi2gpio_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::unload_core f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml
close_project
update_ip_catalog -delete_ip xilinx.com:user:axi2gpio:1.0 -repo_path f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:axi2gpio:1.0' from repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0' at f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'
set_property  ip_repo_paths  {f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
create_peripheral xilinx.com user axi2gpio 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi2gpio:1.0]
set_property  ip_repo_paths  {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axi2gpio_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
ipx::edit_ip_in_project -upgrade true -name axi2gpio_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2gpio_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2gpio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/src {F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/GpioPwm/gpio_top.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/GpioPwm/pwm.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/GpioPwm/gpio.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipgui::add_param -name {GPIO_PORT_NUM} -component [ipx::current_core] -display_name {Gpio Port Num} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {CNT_LENGTH} -component [ipx::current_core] -display_name {Cnt Length} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {TIM_NUM} -component [ipx::current_core] -display_name {Tim Num} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'
open_bd_design {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.srcs/sources_1/bd/design_main/design_main.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi2gpio:1.0 axi2gpio_0
endgroup
delete_bd_objs [get_bd_cells axi2gpio_0]
ipx::edit_ip_in_project -upgrade true -name axi2iic_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2iic_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2iic_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0/src {F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/I2c/i2c_master_bit_ctrl.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/I2c/i2c_config.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/I2c/i2c_master_top.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/I2c/i2c_master_defines.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/I2c/i2c_master_byte_ctrl.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project OurEDA-P1K_zynq
current_project axi2iic_v1_0_project
close_project
create_peripheral xilinx.com user axo2pid 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axo2pid:1.0]
set_property VALUE 9 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axo2pid:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axo2pid:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axo2pid:1.0]
set_property  ip_repo_paths  {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axo2pid_1.0 F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axo2pid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
update_ip_catalog -delete_ip xilinx.com:user:axo2pid:1.0 -repo_path f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axo2pid_1.0
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:axo2pid:1.0' from repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axo2pid_1.0' at f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axo2pid_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axo2pid_1.0'
set_property  ip_repo_paths  {f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
create_peripheral xilinx.com user axi2pid 1.0 -dir F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi2pid:1.0]
set_property VALUE 9 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axi2pid:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi2pid:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi2pid:1.0]
set_property  ip_repo_paths  {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/../ip_repo/axi2pid_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0 f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2pid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
ipx::edit_ip_in_project -upgrade true -name axi2pid_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2pid_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2pid_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2pid_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2pid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2pid_1.0/src {F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pid/pid_value.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pid/pid_error.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pid/setting.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pid/pid_top.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pid/pid_inc_value.v F:/Git_repository/OurEDA/OurEDA-P1K/Core/SoC/Pid/pid_tim.v}
update_compile_order -fileset sources_1
current_project OurEDA-P1K_zynq
ipx::edit_ip_in_project -upgrade true -name axi2gpio_v1_0_project -directory F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.tmp/axi2gpio_v1_0_project f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'f:/git_repository/oureda/oureda-p1k/fpga/oureda-p1k_zynq/oureda-p1k_zynq.tmp/axi2gpio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2pid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2gpio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2dvp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2iic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Git_repository/OurEDA/OurEDA-P1K/Fpga/ip_repo/axi2uart_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project OurEDA-P1K_zynq
open_bd_design {F:/Git_repository/OurEDA/OurEDA-P1K/Fpga/OurEDA-P1K_zynq/OurEDA-P1K_zynq.srcs/sources_1/bd/design_main/design_main.bd}
close_project
current_project axi2pid_v1_0_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  2 22:02:06 2022...
