Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jan 23 12:44:16 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      648         
TIMING-18  Warning           Missing input or output delay                              4           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.285    -4321.446                   1033                33083        0.047        0.000                      0                32959        0.661        0.000                       0                 14592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                    0.475        0.000                      0                  473        0.122        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.091        0.000                      0                 3683        0.060        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.780        0.000                      0                 1331        0.082        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.200        0.000                      0                 1487        0.103        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.350        0.000                      0                 1487        0.084        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.171        0.000                      0                 1487        0.086        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.285    -3264.880                    838                22985        0.047        0.000                      0                22924        2.526        0.000                       0                  9849  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -7.545     -700.173                    112                  112        1.385        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.540        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.760        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.556        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.478        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.318        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.403        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.397        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -4.474     -356.392                     83                   83        1.416        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.283        0.000                      0                    1        0.316        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                         3.613        0.000                      0                    1        1.598        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 blink_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 0.302ns (4.060%)  route 7.137ns (95.940%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.743 - 8.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.269     5.279    clk_125mhz_int
    SLICE_X115Y317       FDCE                                         r  blink_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y317       FDCE (Prop_fdce_C_Q)         0.216     5.495 f  blink_cnt_reg[22]/Q
                         net (fo=2, routed)           3.589     9.084    blink_cnt[22]
    SLICE_X183Y471       LUT6 (Prop_lut6_I1_O)        0.043     9.127 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.385     9.513    blink_cnt[23]_i_3_n_0
    SLICE_X183Y473       LUT2 (Prop_lut2_I1_O)        0.043     9.556 r  blink_cnt[22]_i_1/O
                         net (fo=1, routed)           3.163    12.719    p_0_in__0[22]
    SLICE_X115Y317       FDCE                                         r  blink_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073    12.743    clk_125mhz_int
    SLICE_X115Y317       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.536    13.279    
                         clock uncertainty           -0.064    13.215    
    SLICE_X115Y317       FDCE (Setup_fdce_C_D)       -0.022    13.193    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.838ns (12.355%)  route 5.945ns (87.645%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.204 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.253 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.253    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.406 r  rx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           3.022    12.428    rx_timer_reg[20]_i_1_n_6
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[21]/C
                         clock pessimism              0.574    13.644    
                         clock uncertainty           -0.064    13.580    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.054    13.526    rx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.740ns (10.989%)  route 5.994ns (89.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.308 r  rx_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           3.072    12.380    rx_timer_reg[12]_i_1_n_6
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[13]/C
                         clock pessimism              0.574    13.643    
                         clock uncertainty           -0.064    13.579    
    SLICE_X158Y457       FDCE (Setup_fdce_C_D)       -0.067    13.512    rx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 0.841ns (12.511%)  route 5.881ns (87.489%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.204 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.253 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.253    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.302 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rx_timer_reg[20]_i_1_n_0
    SLICE_X175Y485       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.409 r  rx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           2.958    12.367    rx_timer_reg[24]_i_1_n_5
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.574    13.643    
                         clock uncertainty           -0.064    13.579    
    SLICE_X158Y457       FDCE (Setup_fdce_C_D)       -0.052    13.527    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 blink_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.654ns (9.733%)  route 6.066ns (90.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.269     5.279    clk_125mhz_int
    SLICE_X115Y317       FDCE                                         r  blink_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y317       FDCE (Prop_fdce_C_Q)         0.216     5.495 r  blink_cnt_reg[22]/Q
                         net (fo=2, routed)           3.417     8.912    blink_cnt[22]
    SLICE_X182Y473       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.314     9.226 r  blink_cnt_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.246     9.473    blink_cnt0[23]
    SLICE_X183Y473       LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  blink_cnt[23]_i_1/O
                         net (fo=1, routed)           2.402    11.999    p_0_in__0[23]
    SLICE_X126Y403       FDCE                                         r  blink_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.250    12.920    clk_125mhz_int
    SLICE_X126Y403       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.426    13.346    
                         clock uncertainty           -0.064    13.282    
    SLICE_X126Y403       FDCE (Setup_fdce_C_D)       -0.087    13.195    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.887ns (13.353%)  route 5.756ns (86.647%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.204 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.253 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.253    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.302 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rx_timer_reg[20]_i_1_n_0
    SLICE_X175Y485       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.455 r  rx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           2.833    12.288    rx_timer_reg[24]_i_1_n_6
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.574    13.644    
                         clock uncertainty           -0.064    13.580    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.067    13.513    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.642ns (9.681%)  route 5.989ns (90.319%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 13.068 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.210 r  rx_timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           3.067    12.277    rx_timer_reg[8]_i_1_n_7
    SLICE_X154Y456       FDCE                                         r  rx_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.398    13.068    clk_125mhz_int
    SLICE_X154Y456       FDCE                                         r  rx_timer_reg[8]/C
                         clock pessimism              0.574    13.642    
                         clock uncertainty           -0.064    13.578    
    SLICE_X154Y456       FDCE (Setup_fdce_C_D)       -0.068    13.510    rx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.838ns (12.691%)  route 5.765ns (87.309%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.204 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.253 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.253    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.302 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rx_timer_reg[20]_i_1_n_0
    SLICE_X175Y485       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.406 r  rx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           2.843    12.248    rx_timer_reg[24]_i_1_n_7
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.574    13.644    
                         clock uncertainty           -0.064    13.580    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.070    13.510    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 0.743ns (11.288%)  route 5.839ns (88.712%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.204 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.311 r  rx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           2.917    12.228    rx_timer_reg[16]_i_1_n_5
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[18]/C
                         clock pessimism              0.574    13.643    
                         clock uncertainty           -0.064    13.579    
    SLICE_X158Y457       FDCE (Setup_fdce_C_D)       -0.052    13.527    rx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rx_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.792ns (12.112%)  route 5.747ns (87.888%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.635     5.645    clk_125mhz_int
    SLICE_X130Y419       FDCE                                         r  rx_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y419       FDCE (Prop_fdce_C_Q)         0.232     5.877 r  rx_timer_reg[7]/Q
                         net (fo=3, routed)           2.922     8.800    rx_timer_reg[7]
    SLICE_X175Y480       LUT3 (Prop_lut3_I2_O)        0.119     8.919 r  rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     8.919    rx_timer[4]_i_2_n_0
    SLICE_X175Y480       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     9.106 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.106    rx_timer_reg[4]_i_1_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.155 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.155    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.204 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.253 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.253    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.360 r  rx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           2.824    12.184    rx_timer_reg[20]_i_1_n_5
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[22]/C
                         clock pessimism              0.574    13.644    
                         clock uncertainty           -0.064    13.580    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.066    13.514    rx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/data_in_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.287%)  route 0.092ns (41.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.707     2.827    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X59Y112        FDRE                                         r  si5324_i2c_master_inst/data_in_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.100     2.927 r  si5324_i2c_master_inst/data_in_ready_reg_reg/Q
                         net (fo=5, routed)           0.092     3.019    si5324_i2c_master_inst/si5324_i2c_data_ready
    SLICE_X58Y112        LUT5 (Prop_lut5_I3_O)        0.028     3.047 r  si5324_i2c_master_inst/FSM_onehot_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.047    si5324_i2c_master_inst/FSM_onehot_state_reg[9]_i_1_n_0
    SLICE_X58Y112        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.949     3.281    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y112        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
                         clock pessimism             -0.443     2.838    
    SLICE_X58Y112        FDRE (Hold_fdre_C_D)         0.087     2.925    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bit_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.451%)  route 0.121ns (48.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.708     2.828    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y113        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.100     2.928 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     3.049    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.028     3.077 r  si5324_i2c_master_inst/bit_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.077    si5324_i2c_master_inst/bit_count_next[3]
    SLICE_X58Y113        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.948     3.280    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y113        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[3]/C
                         clock pessimism             -0.420     2.860    
    SLICE_X58Y113        FDRE (Hold_fdre_C_D)         0.087     2.947    si5324_i2c_master_inst/bit_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.882    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.796     3.128    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.419     2.709    
    SLICE_X56Y258        FDPE (Hold_fdpe_C_D)         0.042     2.751    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.674     2.794    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X61Y114        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.100     2.894 r  si5324_i2c_init_inst/data_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.089     2.983    si5324_i2c_master_inst/data_reg_reg[7]_0[0]
    SLICE_X61Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.915     3.247    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[0]/C
                         clock pessimism             -0.440     2.807    
    SLICE_X61Y113        FDRE (Hold_fdre_C_D)         0.040     2.847    si5324_i2c_master_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.128%)  route 0.085ns (39.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.705     2.825    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y116        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.100     2.925 r  si5324_i2c_init_inst/cur_address_reg_reg[4]/Q
                         net (fo=1, routed)           0.085     3.010    si5324_i2c_init_inst/cur_address_reg[4]
    SLICE_X59Y115        LUT5 (Prop_lut5_I4_O)        0.028     3.038 r  si5324_i2c_init_inst/cmd_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.038    si5324_i2c_init_inst/cmd_address_reg[4]_i_1_n_0
    SLICE_X59Y115        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.947     3.279    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y115        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/C
                         clock pessimism             -0.441     2.838    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.061     2.899    si5324_i2c_init_inst/cmd_address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.569%)  route 0.087ns (40.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.707     2.827    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y116        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.100     2.927 r  si5324_i2c_init_inst/cur_address_reg_reg[5]/Q
                         net (fo=1, routed)           0.087     3.014    si5324_i2c_init_inst/cur_address_reg[5]
    SLICE_X57Y115        LUT5 (Prop_lut5_I4_O)        0.028     3.042 r  si5324_i2c_init_inst/cmd_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.042    si5324_i2c_init_inst/cmd_address_reg[5]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.949     3.281    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y115        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/C
                         clock pessimism             -0.441     2.840    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.060     2.900    si5324_i2c_init_inst/cmd_address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.118ns (56.951%)  route 0.089ns (43.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.674     2.794    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y114        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.118     2.912 r  si5324_i2c_init_inst/data_out_reg_reg[7]/Q
                         net (fo=1, routed)           0.089     3.001    si5324_i2c_master_inst/data_reg_reg[7]_0[7]
    SLICE_X61Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.915     3.247    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[7]/C
                         clock pessimism             -0.440     2.807    
    SLICE_X61Y113        FDRE (Hold_fdre_C_D)         0.043     2.850    si5324_i2c_master_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.677%)  route 0.090ns (43.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.674     2.794    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y114        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.118     2.912 r  si5324_i2c_init_inst/data_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.090     3.002    si5324_i2c_master_inst/data_reg_reg[7]_0[4]
    SLICE_X61Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.915     3.247    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[4]/C
                         clock pessimism             -0.440     2.807    
    SLICE_X61Y113        FDRE (Hold_fdre_C_D)         0.041     2.848    si5324_i2c_master_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.677%)  route 0.090ns (43.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.674     2.794    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y114        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.118     2.912 r  si5324_i2c_init_inst/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.090     3.002    si5324_i2c_master_inst/data_reg_reg[7]_0[5]
    SLICE_X60Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.915     3.247    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y113        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[5]/C
                         clock pessimism             -0.440     2.807    
    SLICE_X60Y113        FDRE (Hold_fdre_C_D)         0.040     2.847    si5324_i2c_master_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cmd_address_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.066%)  route 0.144ns (58.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.706     2.826    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y115        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.100     2.926 r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/Q
                         net (fo=2, routed)           0.144     3.070    si5324_i2c_master_inst/addr_reg_reg[6]_1[4]
    SLICE_X57Y114        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.950     3.282    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y114        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[4]/C
                         clock pessimism             -0.420     2.862    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.047     2.909    si5324_i2c_master_inst/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X132Y407       blink_cnt_reg[0]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X132Y407       blink_cnt_reg[13]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X183Y471       blink_cnt_reg[16]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X183Y471       blink_cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X132Y407       blink_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X132Y407       blink_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X132Y407       blink_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X132Y407       blink_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X183Y471       blink_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X183Y471       blink_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X183Y471       blink_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X183Y471       blink_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X132Y407       blink_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X132Y407       blink_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X178Y473       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X178Y473       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X132Y407       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X132Y407       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X133Y403       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X133Y403       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X130Y401       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X130Y401       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X132Y403       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X132Y403       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.474ns (16.008%)  route 2.487ns (83.992%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.041 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X195Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=9, routed)           0.656     3.010    <hidden>
    SLICE_X195Y476       LUT5 (Prop_lut5_I1_O)        0.043     3.053 f  <hidden>
                         net (fo=4, routed)           0.259     3.311    <hidden>
    SLICE_X192Y477       LUT6 (Prop_lut6_I1_O)        0.043     3.354 r  <hidden>
                         net (fo=5, routed)           0.526     3.880    <hidden>
    SLICE_X200Y480       LUT4 (Prop_lut4_I3_O)        0.043     3.923 f  <hidden>
                         net (fo=3, routed)           0.327     4.250    <hidden>
    SLICE_X202Y482       LUT6 (Prop_lut6_I5_O)        0.043     4.293 r  <hidden>
                         net (fo=1, routed)           0.409     4.702    <hidden>
    SLICE_X204Y482       LUT6 (Prop_lut6_I0_O)        0.043     4.745 r  <hidden>
                         net (fo=2, routed)           0.311     5.056    <hidden>
    SLICE_X199Y483       LUT5 (Prop_lut5_I2_O)        0.043     5.099 r  <hidden>
                         net (fo=1, routed)           0.000     5.099    <hidden>
    SLICE_X199Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.739     5.041    <hidden>
    SLICE_X199Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.194    
                         clock uncertainty           -0.035     5.159    
    SLICE_X199Y483       FDRE (Setup_fdre_C_D)        0.031     5.190    <hidden>
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.474ns (16.233%)  route 2.446ns (83.767%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X195Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=9, routed)           0.656     3.010    <hidden>
    SLICE_X195Y476       LUT5 (Prop_lut5_I1_O)        0.043     3.053 r  <hidden>
                         net (fo=4, routed)           0.259     3.311    <hidden>
    SLICE_X192Y477       LUT6 (Prop_lut6_I1_O)        0.043     3.354 f  <hidden>
                         net (fo=5, routed)           0.526     3.880    <hidden>
    SLICE_X200Y480       LUT4 (Prop_lut4_I3_O)        0.043     3.923 r  <hidden>
                         net (fo=3, routed)           0.327     4.250    <hidden>
    SLICE_X202Y482       LUT6 (Prop_lut6_I5_O)        0.043     4.293 f  <hidden>
                         net (fo=1, routed)           0.409     4.702    <hidden>
    SLICE_X204Y482       LUT6 (Prop_lut6_I0_O)        0.043     4.745 f  <hidden>
                         net (fo=2, routed)           0.270     5.015    <hidden>
    SLICE_X201Y484       LUT6 (Prop_lut6_I1_O)        0.043     5.058 r  <hidden>
                         net (fo=1, routed)           0.000     5.058    <hidden>
    SLICE_X201Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.740     5.042    <hidden>
    SLICE_X201Y484       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X201Y484       FDRE (Setup_fdre_C_D)        0.032     5.192    <hidden>
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.474ns (17.892%)  route 2.175ns (82.108%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X195Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=9, routed)           0.656     3.010    <hidden>
    SLICE_X195Y476       LUT5 (Prop_lut5_I1_O)        0.043     3.053 r  <hidden>
                         net (fo=4, routed)           0.259     3.311    <hidden>
    SLICE_X192Y477       LUT6 (Prop_lut6_I1_O)        0.043     3.354 f  <hidden>
                         net (fo=5, routed)           0.526     3.880    <hidden>
    SLICE_X200Y480       LUT4 (Prop_lut4_I3_O)        0.043     3.923 r  <hidden>
                         net (fo=3, routed)           0.344     4.267    <hidden>
    SLICE_X199Y484       LUT4 (Prop_lut4_I3_O)        0.043     4.310 f  <hidden>
                         net (fo=2, routed)           0.221     4.531    <hidden>
    SLICE_X199Y484       LUT3 (Prop_lut3_I2_O)        0.043     4.574 f  <hidden>
                         net (fo=2, routed)           0.170     4.744    <hidden>
    SLICE_X200Y484       LUT6 (Prop_lut6_I2_O)        0.043     4.787 r  <hidden>
                         net (fo=1, routed)           0.000     4.787    <hidden>
    SLICE_X200Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.740     5.042    <hidden>
    SLICE_X200Y484       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X200Y484       FDRE (Setup_fdre_C_D)        0.064     5.224    <hidden>
  -------------------------------------------------------------------
                         required time                          5.224    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.356ns (17.087%)  route 1.727ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 4.988 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X194Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=15, routed)          0.583     2.937    <hidden>
    SLICE_X190Y482       LUT5 (Prop_lut5_I1_O)        0.043     2.980 r  <hidden>
                         net (fo=4, routed)           0.316     3.296    <hidden>
    SLICE_X194Y482       LUT6 (Prop_lut6_I0_O)        0.043     3.339 f  <hidden>
                         net (fo=6, routed)           0.521     3.860    <hidden>
    SLICE_X191Y480       LUT2 (Prop_lut2_I1_O)        0.054     3.914 r  <hidden>
                         net (fo=7, routed)           0.308     4.221    <hidden>
    SLICE_X189Y481       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.686     4.988    <hidden>
    SLICE_X189Y481       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.141    
                         clock uncertainty           -0.035     5.106    
    SLICE_X189Y481       FDSE (Setup_fdse_C_S)       -0.383     4.723    <hidden>
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.356ns (17.087%)  route 1.727ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 4.988 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X194Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=15, routed)          0.583     2.937    <hidden>
    SLICE_X190Y482       LUT5 (Prop_lut5_I1_O)        0.043     2.980 r  <hidden>
                         net (fo=4, routed)           0.316     3.296    <hidden>
    SLICE_X194Y482       LUT6 (Prop_lut6_I0_O)        0.043     3.339 f  <hidden>
                         net (fo=6, routed)           0.521     3.860    <hidden>
    SLICE_X191Y480       LUT2 (Prop_lut2_I1_O)        0.054     3.914 r  <hidden>
                         net (fo=7, routed)           0.308     4.221    <hidden>
    SLICE_X189Y481       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.686     4.988    <hidden>
    SLICE_X189Y481       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.141    
                         clock uncertainty           -0.035     5.106    
    SLICE_X189Y481       FDSE (Setup_fdse_C_S)       -0.383     4.723    <hidden>
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.356ns (17.087%)  route 1.727ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 4.988 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X194Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=15, routed)          0.583     2.937    <hidden>
    SLICE_X190Y482       LUT5 (Prop_lut5_I1_O)        0.043     2.980 r  <hidden>
                         net (fo=4, routed)           0.316     3.296    <hidden>
    SLICE_X194Y482       LUT6 (Prop_lut6_I0_O)        0.043     3.339 f  <hidden>
                         net (fo=6, routed)           0.521     3.860    <hidden>
    SLICE_X191Y480       LUT2 (Prop_lut2_I1_O)        0.054     3.914 r  <hidden>
                         net (fo=7, routed)           0.308     4.221    <hidden>
    SLICE_X189Y481       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.686     4.988    <hidden>
    SLICE_X189Y481       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.141    
                         clock uncertainty           -0.035     5.106    
    SLICE_X189Y481       FDSE (Setup_fdse_C_S)       -0.383     4.723    <hidden>
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.356ns (17.087%)  route 1.727ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 4.988 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X194Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=15, routed)          0.583     2.937    <hidden>
    SLICE_X190Y482       LUT5 (Prop_lut5_I1_O)        0.043     2.980 r  <hidden>
                         net (fo=4, routed)           0.316     3.296    <hidden>
    SLICE_X194Y482       LUT6 (Prop_lut6_I0_O)        0.043     3.339 f  <hidden>
                         net (fo=6, routed)           0.521     3.860    <hidden>
    SLICE_X191Y480       LUT2 (Prop_lut2_I1_O)        0.054     3.914 r  <hidden>
                         net (fo=7, routed)           0.308     4.221    <hidden>
    SLICE_X188Y481       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.686     4.988    <hidden>
    SLICE_X188Y481       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.141    
                         clock uncertainty           -0.035     5.106    
    SLICE_X188Y481       FDSE (Setup_fdse_C_S)       -0.359     4.747    <hidden>
  -------------------------------------------------------------------
                         required time                          4.747    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.356ns (17.087%)  route 1.727ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 4.988 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.786     2.138    <hidden>
    SLICE_X194Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=15, routed)          0.583     2.937    <hidden>
    SLICE_X190Y482       LUT5 (Prop_lut5_I1_O)        0.043     2.980 r  <hidden>
                         net (fo=4, routed)           0.316     3.296    <hidden>
    SLICE_X194Y482       LUT6 (Prop_lut6_I0_O)        0.043     3.339 f  <hidden>
                         net (fo=6, routed)           0.521     3.860    <hidden>
    SLICE_X191Y480       LUT2 (Prop_lut2_I1_O)        0.054     3.914 r  <hidden>
                         net (fo=7, routed)           0.308     4.221    <hidden>
    SLICE_X188Y481       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.686     4.988    <hidden>
    SLICE_X188Y481       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.141    
                         clock uncertainty           -0.035     5.106    
    SLICE_X188Y481       FDSE (Setup_fdse_C_S)       -0.359     4.747    <hidden>
  -------------------------------------------------------------------
                         required time                          4.747    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.216ns (10.060%)  route 1.931ns (89.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 4.982 - 3.103 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.778     2.130    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X199Y473       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y473       FDRE (Prop_fdre_C_Q)         0.216     2.346 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=250, routed)         1.931     4.277    <hidden>
    SLICE_X185Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.680     4.982    <hidden>
    SLICE_X185Y476       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.135    
                         clock uncertainty           -0.035     5.100    
    SLICE_X185Y476       FDRE (Setup_fdre_C_R)       -0.295     4.805    <hidden>
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.383ns (17.517%)  route 1.803ns (82.483%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 5.031 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X200Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y481       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=9, routed)           0.654     3.045    <hidden>
    SLICE_X194Y478       LUT5 (Prop_lut5_I0_O)        0.043     3.088 r  <hidden>
                         net (fo=4, routed)           0.247     3.334    <hidden>
    SLICE_X192Y477       LUT6 (Prop_lut6_I0_O)        0.043     3.377 f  <hidden>
                         net (fo=5, routed)           0.513     3.890    <hidden>
    SLICE_X191Y480       LUT2 (Prop_lut2_I1_O)        0.043     3.933 r  <hidden>
                         net (fo=6, routed)           0.390     4.323    <hidden>
    SLICE_X193Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.729     5.031    <hidden>
    SLICE_X193Y476       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.184    
                         clock uncertainty           -0.035     5.149    
    SLICE_X193Y476       FDRE (Setup_fdre_C_R)       -0.295     4.854    <hidden>
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.222%)  route 0.130ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y479       FDRE (Prop_fdre_C_Q)         0.091     1.034 r  <hidden>
                         net (fo=106, routed)         0.130     1.164    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     1.197    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.955    
    SLICE_X180Y479       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.222%)  route 0.130ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y479       FDRE (Prop_fdre_C_Q)         0.091     1.034 r  <hidden>
                         net (fo=106, routed)         0.130     1.164    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     1.197    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.955    
    SLICE_X180Y479       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.222%)  route 0.130ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y479       FDRE (Prop_fdre_C_Q)         0.091     1.034 r  <hidden>
                         net (fo=106, routed)         0.130     1.164    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     1.197    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.955    
    SLICE_X180Y479       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.222%)  route 0.130ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X179Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y479       FDRE (Prop_fdre_C_Q)         0.091     1.034 r  <hidden>
                         net (fo=106, routed)         0.130     1.164    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     1.197    <hidden>
    SLICE_X180Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.955    
    SLICE_X180Y479       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.707%)  route 0.086ns (46.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     4.046    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y479       FDRE (Prop_fdre_C_Q)         0.100     4.146 r  <hidden>
                         net (fo=1, routed)           0.086     4.232    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     4.300    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.058    
    SLICE_X178Y479       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.187ns  (logic 0.100ns (53.420%)  route 0.087ns (46.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     4.046    <hidden>
    SLICE_X181Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y479       FDRE (Prop_fdre_C_Q)         0.100     4.146 r  <hidden>
                         net (fo=1, routed)           0.087     4.233    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     4.300    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.058    
    SLICE_X178Y479       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.164    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.402     4.043    <hidden>
    SLICE_X179Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y476       FDRE (Prop_fdre_C_Q)         0.100     4.143 r  <hidden>
                         net (fo=1, routed)           0.089     4.232    <hidden>
    SLICE_X178Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.554     4.295    <hidden>
    SLICE_X178Y475       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.053    
    SLICE_X178Y475       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.161    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.302%)  route 0.091ns (47.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.403     4.044    <hidden>
    SLICE_X179Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y477       FDRE (Prop_fdre_C_Q)         0.100     4.144 r  <hidden>
                         net (fo=1, routed)           0.091     4.235    <hidden>
    SLICE_X178Y478       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     4.299    <hidden>
    SLICE_X178Y478       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.057    
    SLICE_X178Y478       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.163    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.163    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.929%)  route 0.138ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     4.046    <hidden>
    SLICE_X182Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y478       FDSE (Prop_fdse_C_Q)         0.100     4.146 r  <hidden>
                         net (fo=1, routed)           0.138     4.284    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     4.300    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.080    
    SLICE_X178Y479       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.403     4.044    <hidden>
    SLICE_X181Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y477       FDRE (Prop_fdre_C_Q)         0.100     4.144 r  <hidden>
                         net (fo=1, routed)           0.090     4.234    <hidden>
    SLICE_X180Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.557     4.298    <hidden>
    SLICE_X180Y477       RAMD32                                       r  <hidden>
                         clock pessimism             -0.243     4.055    
    SLICE_X180Y477       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.161    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X201Y489       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X203Y490       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X213Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[21]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X213Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y492       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[29]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X178Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X178Y475       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.297ns (16.252%)  route 1.530ns (83.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.898     6.378    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.297ns (17.050%)  route 1.445ns (82.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.813     6.293    <hidden>
    SLICE_X218Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X218Y446       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X218Y446       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.297ns (17.050%)  route 1.445ns (82.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.993     4.551    <hidden>
    SLICE_X210Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y462       FDRE (Prop_fdre_C_Q)         0.254     4.805 r  <hidden>
                         net (fo=5, routed)           0.632     5.437    <hidden>
    SLICE_X205Y458       LUT2 (Prop_lut2_I0_O)        0.043     5.480 r  <hidden>
                         net (fo=66, routed)          0.813     6.293    <hidden>
    SLICE_X218Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X218Y446       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X218Y446       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.157ns (33.438%)  route 0.313ns (66.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    <hidden>
    SLICE_X217Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y449       FDRE (Prop_fdre_C_Q)         0.091     2.551 r  <hidden>
                         net (fo=1, routed)           0.313     2.864    <hidden>
    SLICE_X216Y454       LUT6 (Prop_lut6_I2_O)        0.066     2.930 r  <hidden>
                         net (fo=1, routed)           0.000     2.930    <hidden>
    SLICE_X216Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    <hidden>
    SLICE_X216Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.169     2.761    
    SLICE_X216Y454       FDRE (Hold_fdre_C_D)         0.087     2.848    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.408%)  route 0.323ns (71.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    <hidden>
    SLICE_X217Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y449       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  <hidden>
                         net (fo=1, routed)           0.323     2.883    <hidden>
    SLICE_X217Y450       LUT6 (Prop_lut6_I2_O)        0.028     2.911 r  <hidden>
                         net (fo=1, routed)           0.000     2.911    <hidden>
    SLICE_X217Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    <hidden>
    SLICE_X217Y450       FDRE                                         r  <hidden>
                         clock pessimism             -0.169     2.762    
    SLICE_X217Y450       FDRE (Hold_fdre_C_D)         0.060     2.822    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y486       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.055     2.690    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.296     2.925    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
                         clock pessimism             -0.390     2.535    
    SLICE_X221Y486       FDRE (Hold_fdre_C_D)         0.047     2.582    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.011     2.539    <hidden>
    SLICE_X221Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y453       FDRE (Prop_fdre_C_Q)         0.100     2.639 r  <hidden>
                         net (fo=1, routed)           0.055     2.694    <hidden>
    SLICE_X221Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    <hidden>
    SLICE_X221Y453       FDRE                                         r  <hidden>
                         clock pessimism             -0.391     2.539    
    SLICE_X221Y453       FDRE (Hold_fdre_C_D)         0.047     2.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.964     2.492    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y470       FDRE (Prop_fdre_C_Q)         0.100     2.592 r  <hidden>
                         net (fo=1, routed)           0.055     2.647    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.251     2.880    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.492    
    SLICE_X191Y470       FDRE (Hold_fdre_C_D)         0.047     2.539    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.963     2.491    <hidden>
    SLICE_X189Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y471       FDRE (Prop_fdre_C_Q)         0.100     2.591 r  <hidden>
                         net (fo=1, routed)           0.055     2.646    <hidden>
    SLICE_X189Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.250     2.879    <hidden>
    SLICE_X189Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.491    
    SLICE_X189Y471       FDRE (Hold_fdre_C_D)         0.047     2.538    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.964     2.492    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y470       FDRE (Prop_fdre_C_Q)         0.100     2.592 r  <hidden>
                         net (fo=1, routed)           0.055     2.647    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.251     2.880    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.492    
    SLICE_X191Y470       FDRE (Hold_fdre_C_D)         0.047     2.539    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    <hidden>
    SLICE_X221Y497       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  <hidden>
                         net (fo=1, routed)           0.055     2.695    <hidden>
    SLICE_X221Y497       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    <hidden>
    SLICE_X221Y497       FDRE                                         r  <hidden>
                         clock pessimism             -0.391     2.540    
    SLICE_X221Y497       FDRE (Hold_fdre_C_D)         0.047     2.587    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.010     2.538    <hidden>
    SLICE_X221Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y490       FDRE (Prop_fdre_C_Q)         0.100     2.638 r  <hidden>
                         net (fo=1, routed)           0.055     2.693    <hidden>
    SLICE_X221Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    <hidden>
    SLICE_X221Y490       FDRE                                         r  <hidden>
                         clock pessimism             -0.391     2.538    
    SLICE_X221Y490       FDRE (Hold_fdre_C_D)         0.047     2.585    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X211Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y487       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.055     2.690    <hidden>
    SLICE_X211Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.295     2.924    <hidden>
    SLICE_X211Y487       FDRE                                         r  <hidden>
                         clock pessimism             -0.389     2.535    
    SLICE_X211Y487       FDRE (Hold_fdre_C_D)         0.047     2.582    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X201Y471       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X201Y471       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X186Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.532ns (18.670%)  route 2.317ns (81.330%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X213Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y483       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=4, routed)           0.555     2.900    <hidden>
    SLICE_X215Y481       LUT2 (Prop_lut2_I0_O)        0.119     3.019 r  <hidden>
                         net (fo=1, routed)           0.337     3.356    <hidden>
    SLICE_X215Y481       LUT6 (Prop_lut6_I1_O)        0.043     3.399 r  <hidden>
                         net (fo=3, routed)           0.417     3.816    <hidden>
    SLICE_X216Y481       LUT4 (Prop_lut4_I0_O)        0.043     3.859 f  <hidden>
                         net (fo=3, routed)           0.270     4.129    <hidden>
    SLICE_X220Y480       LUT6 (Prop_lut6_I5_O)        0.043     4.172 r  <hidden>
                         net (fo=1, routed)           0.417     4.589    <hidden>
    SLICE_X219Y480       LUT6 (Prop_lut6_I0_O)        0.043     4.632 r  <hidden>
                         net (fo=2, routed)           0.322     4.953    <hidden>
    SLICE_X219Y479       LUT5 (Prop_lut5_I2_O)        0.043     4.996 r  <hidden>
                         net (fo=1, routed)           0.000     4.996    <hidden>
    SLICE_X219Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X219Y479       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X219Y479       FDRE (Setup_fdre_C_D)        0.032     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.532ns (19.064%)  route 2.259ns (80.936%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X213Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y483       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=4, routed)           0.555     2.900    <hidden>
    SLICE_X215Y481       LUT2 (Prop_lut2_I0_O)        0.119     3.019 r  <hidden>
                         net (fo=1, routed)           0.337     3.356    <hidden>
    SLICE_X215Y481       LUT6 (Prop_lut6_I1_O)        0.043     3.399 f  <hidden>
                         net (fo=3, routed)           0.417     3.816    <hidden>
    SLICE_X216Y481       LUT4 (Prop_lut4_I0_O)        0.043     3.859 r  <hidden>
                         net (fo=3, routed)           0.270     4.129    <hidden>
    SLICE_X220Y480       LUT6 (Prop_lut6_I5_O)        0.043     4.172 f  <hidden>
                         net (fo=1, routed)           0.417     4.589    <hidden>
    SLICE_X219Y480       LUT6 (Prop_lut6_I0_O)        0.043     4.632 f  <hidden>
                         net (fo=2, routed)           0.263     4.895    <hidden>
    SLICE_X219Y479       LUT6 (Prop_lut6_I1_O)        0.043     4.938 r  <hidden>
                         net (fo=1, routed)           0.000     4.938    <hidden>
    SLICE_X219Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X219Y479       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X219Y479       FDRE (Setup_fdre_C_D)        0.031     5.196    <hidden>
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.620ns (22.810%)  route 2.098ns (77.190%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X213Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y483       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=4, routed)           0.555     2.900    <hidden>
    SLICE_X215Y481       LUT2 (Prop_lut2_I0_O)        0.119     3.019 r  <hidden>
                         net (fo=1, routed)           0.337     3.356    <hidden>
    SLICE_X215Y481       LUT6 (Prop_lut6_I1_O)        0.043     3.399 f  <hidden>
                         net (fo=3, routed)           0.417     3.816    <hidden>
    SLICE_X216Y481       LUT4 (Prop_lut4_I0_O)        0.043     3.859 r  <hidden>
                         net (fo=3, routed)           0.321     4.180    <hidden>
    SLICE_X220Y481       LUT4 (Prop_lut4_I3_O)        0.043     4.223 f  <hidden>
                         net (fo=2, routed)           0.317     4.540    <hidden>
    SLICE_X218Y479       LUT3 (Prop_lut3_I2_O)        0.048     4.588 f  <hidden>
                         net (fo=2, routed)           0.151     4.739    <hidden>
    SLICE_X218Y479       LUT6 (Prop_lut6_I2_O)        0.126     4.865 r  <hidden>
                         net (fo=1, routed)           0.000     4.865    <hidden>
    SLICE_X218Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X218Y479       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X218Y479       FDRE (Setup_fdre_C_D)        0.032     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.394ns (20.389%)  route 1.538ns (79.611%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.460     4.074    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.181     5.223    
                         clock uncertainty           -0.035     5.188    
    SLICE_X221Y475       FDRE (Setup_fdre_C_R)       -0.383     4.805    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.394ns (20.389%)  route 1.538ns (79.611%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.460     4.074    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.181     5.223    
                         clock uncertainty           -0.035     5.188    
    SLICE_X221Y475       FDRE (Setup_fdre_C_R)       -0.383     4.805    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.394ns (20.389%)  route 1.538ns (79.611%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.460     4.074    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.181     5.223    
                         clock uncertainty           -0.035     5.188    
    SLICE_X221Y475       FDRE (Setup_fdre_C_R)       -0.383     4.805    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.394ns (22.372%)  route 1.367ns (77.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.289     3.903    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X219Y476       FDRE (Setup_fdre_C_R)       -0.383     4.778    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.394ns (22.372%)  route 1.367ns (77.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.289     3.903    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X219Y476       FDRE (Setup_fdre_C_R)       -0.383     4.778    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.394ns (22.372%)  route 1.367ns (77.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.289     3.903    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X219Y476       FDRE (Setup_fdre_C_R)       -0.383     4.778    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.394ns (22.372%)  route 1.367ns (77.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.427     3.215    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.258 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.302     3.560    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y475       LUT5 (Prop_lut5_I1_O)        0.054     3.614 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.289     3.903    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y476       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X219Y476       FDRE (Setup_fdre_C_R)       -0.383     4.778    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  0.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.848%)  route 0.097ns (43.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X207Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y478       FDSE (Prop_fdse_C_Q)         0.100     1.079 f  <hidden>
                         net (fo=7, routed)           0.097     1.176    <hidden>
    SLICE_X208Y478       LUT6 (Prop_lut6_I0_O)        0.028     1.204 r  <hidden>
                         net (fo=1, routed)           0.000     1.204    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.014    
    SLICE_X208Y478       FDRE (Hold_fdre_C_D)         0.087     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y485       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X221Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X221Y485       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y485       FDRE (Hold_fdre_C_D)         0.049     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y473       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y473       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X211Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y473       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X211Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X211Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.979    
    SLICE_X211Y473       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y485       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X221Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X221Y485       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y485       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y485       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X221Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X221Y485       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y485       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y478       FDPE (Prop_fdpe_C_Q)         0.100     1.081 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.136    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.981    
    SLICE_X211Y478       FDPE (Hold_fdpe_C_D)         0.047     1.028    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y479       FDPE (Prop_fdpe_C_Q)         0.100     1.082 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.982    
    SLICE_X211Y479       FDPE (Hold_fdpe_C_D)         0.047     1.029    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y476       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y476       FDPE (Prop_fdpe_C_Q)         0.100     1.080 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.135    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y476       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y476       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.980    
    SLICE_X217Y476       FDPE (Hold_fdpe_C_D)         0.047     1.027    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.986    
    SLICE_X207Y487       FDRE (Hold_fdre_C_D)         0.047     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y484       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y478       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y476       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y476       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y484       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y484       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y478       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y478       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y476       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y476       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X214Y487       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.533ns (19.742%)  route 2.167ns (80.258%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X217Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y467       FDRE (Prop_fdre_C_Q)         0.198     2.346 f  <hidden>
                         net (fo=11, routed)          0.535     2.881    <hidden>
    SLICE_X218Y467       LUT4 (Prop_lut4_I0_O)        0.120     3.001 r  <hidden>
                         net (fo=1, routed)           0.405     3.406    <hidden>
    SLICE_X220Y467       LUT5 (Prop_lut5_I4_O)        0.043     3.449 f  <hidden>
                         net (fo=1, routed)           0.334     3.783    <hidden>
    SLICE_X220Y466       LUT6 (Prop_lut6_I5_O)        0.043     3.826 r  <hidden>
                         net (fo=1, routed)           0.421     4.247    <hidden>
    SLICE_X219Y466       LUT6 (Prop_lut6_I0_O)        0.043     4.290 f  <hidden>
                         net (fo=2, routed)           0.092     4.382    <hidden>
    SLICE_X219Y466       LUT6 (Prop_lut6_I5_O)        0.043     4.425 f  <hidden>
                         net (fo=2, routed)           0.380     4.805    <hidden>
    SLICE_X213Y466       LUT6 (Prop_lut6_I1_O)        0.043     4.848 r  <hidden>
                         net (fo=1, routed)           0.000     4.848    <hidden>
    SLICE_X213Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X213Y466       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X213Y466       FDRE (Setup_fdre_C_D)        0.032     5.198    <hidden>
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.533ns (19.816%)  route 2.157ns (80.184%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X217Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y467       FDRE (Prop_fdre_C_Q)         0.198     2.346 r  <hidden>
                         net (fo=11, routed)          0.535     2.881    <hidden>
    SLICE_X218Y467       LUT4 (Prop_lut4_I0_O)        0.120     3.001 f  <hidden>
                         net (fo=1, routed)           0.405     3.406    <hidden>
    SLICE_X220Y467       LUT5 (Prop_lut5_I4_O)        0.043     3.449 r  <hidden>
                         net (fo=1, routed)           0.334     3.783    <hidden>
    SLICE_X220Y466       LUT6 (Prop_lut6_I5_O)        0.043     3.826 f  <hidden>
                         net (fo=1, routed)           0.421     4.247    <hidden>
    SLICE_X219Y466       LUT6 (Prop_lut6_I0_O)        0.043     4.290 r  <hidden>
                         net (fo=2, routed)           0.092     4.382    <hidden>
    SLICE_X219Y466       LUT6 (Prop_lut6_I5_O)        0.043     4.425 r  <hidden>
                         net (fo=2, routed)           0.370     4.795    <hidden>
    SLICE_X212Y466       LUT5 (Prop_lut5_I2_O)        0.043     4.838 r  <hidden>
                         net (fo=1, routed)           0.000     4.838    <hidden>
    SLICE_X212Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X212Y466       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X212Y466       FDRE (Setup_fdre_C_D)        0.066     5.232    <hidden>
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.671ns (25.254%)  route 1.986ns (74.746%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X215Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y464       FDRE (Prop_fdre_C_Q)         0.198     2.348 f  <hidden>
                         net (fo=10, routed)          0.617     2.965    <hidden>
    SLICE_X220Y466       LUT4 (Prop_lut4_I3_O)        0.124     3.089 f  <hidden>
                         net (fo=2, routed)           0.435     3.525    <hidden>
    SLICE_X218Y467       LUT6 (Prop_lut6_I0_O)        0.132     3.657 f  <hidden>
                         net (fo=1, routed)           0.325     3.982    <hidden>
    SLICE_X217Y467       LUT4 (Prop_lut4_I0_O)        0.043     4.025 f  <hidden>
                         net (fo=2, routed)           0.371     4.396    <hidden>
    SLICE_X212Y466       LUT3 (Prop_lut3_I2_O)        0.046     4.442 f  <hidden>
                         net (fo=2, routed)           0.237     4.679    <hidden>
    SLICE_X212Y466       LUT6 (Prop_lut6_I2_O)        0.128     4.807 r  <hidden>
                         net (fo=1, routed)           0.000     4.807    <hidden>
    SLICE_X212Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X212Y466       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X212Y466       FDRE (Setup_fdre_C_D)        0.064     5.230    <hidden>
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.347ns (18.286%)  route 1.551ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X213Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X213Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X213Y470       FDRE (Setup_fdre_C_R)       -0.378     4.813    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.347ns (18.286%)  route 1.551ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X212Y470       FDRE (Setup_fdre_C_R)       -0.354     4.837    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.347ns (18.286%)  route 1.551ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X212Y470       FDRE (Setup_fdre_C_R)       -0.354     4.837    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.347ns (18.286%)  route 1.551ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X212Y470       FDRE (Setup_fdre_C_R)       -0.354     4.837    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.347ns (18.286%)  route 1.551ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X212Y470       FDRE (Setup_fdre_C_R)       -0.354     4.837    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.347ns (18.286%)  route 1.551ns (81.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X212Y470       FDRE (Setup_fdre_C_R)       -0.354     4.837    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.347ns (19.382%)  route 1.443ns (80.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.216     2.361 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.366     2.727    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[3]
    SLICE_X210Y468       LUT4 (Prop_lut4_I2_O)        0.043     2.770 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.503     3.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X210Y469       LUT5 (Prop_lut5_I0_O)        0.043     3.316 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.234     3.550    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X212Y469       LUT5 (Prop_lut5_I1_O)        0.045     3.595 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.340     3.935    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X213Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X213Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.181     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X213Y471       FDRE (Setup_fdre_C_R)       -0.378     4.811    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.811    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  0.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X217Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y462       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.054     1.143    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     1.000    
    SLICE_X216Y462       FDRE (Hold_fdre_C_D)         0.059     1.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=2, routed)           0.057     1.145    <hidden>
    SLICE_X216Y464       LUT3 (Prop_lut3_I2_O)        0.028     1.173 r  <hidden>
                         net (fo=1, routed)           0.000     1.173    <hidden>
    SLICE_X216Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X216Y464       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     0.999    
    SLICE_X216Y464       FDRE (Hold_fdre_C_D)         0.087     1.086    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=2, routed)           0.057     1.145    <hidden>
    SLICE_X216Y464       LUT3 (Prop_lut3_I2_O)        0.028     1.173 r  <hidden>
                         net (fo=1, routed)           0.000     1.173    <hidden>
    SLICE_X216Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X216Y464       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     0.999    
    SLICE_X216Y464       FDRE (Hold_fdre_C_D)         0.087     1.086    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y464       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X221Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X221Y464       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y464       FDRE (Hold_fdre_C_D)         0.049     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y462       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X213Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X213Y462       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.988    
    SLICE_X213Y462       FDRE (Hold_fdre_C_D)         0.049     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X203Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y460       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X203Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X203Y460       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X203Y460       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X205Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y461       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X205Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X205Y461       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X205Y461       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X201Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y459       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X201Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X201Y459       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.984    
    SLICE_X201Y459       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X205Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y460       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X205Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X205Y460       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X205Y460       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y464       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X221Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X221Y464       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y464       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X208Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X213Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y470       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X208Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X208Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X214Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X214Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X213Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X213Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X212Y470       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X212Y470       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X212Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X212Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y468       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y468       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X205Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X205Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X208Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X208Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X205Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X205Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y468       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y468       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.571ns (19.638%)  route 2.337ns (80.362%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.051 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X209Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y456       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=3, routed)           0.559     2.929    <hidden>
    SLICE_X214Y458       LUT2 (Prop_lut2_I1_O)        0.043     2.972 r  <hidden>
                         net (fo=1, routed)           0.337     3.308    <hidden>
    SLICE_X214Y458       LUT6 (Prop_lut6_I1_O)        0.043     3.351 f  <hidden>
                         net (fo=2, routed)           0.430     3.782    <hidden>
    SLICE_X212Y459       LUT4 (Prop_lut4_I2_O)        0.043     3.825 r  <hidden>
                         net (fo=3, routed)           0.426     4.251    <hidden>
    SLICE_X206Y458       LUT4 (Prop_lut4_I3_O)        0.043     4.294 f  <hidden>
                         net (fo=2, routed)           0.323     4.617    <hidden>
    SLICE_X206Y456       LUT3 (Prop_lut3_I2_O)        0.051     4.668 f  <hidden>
                         net (fo=2, routed)           0.262     4.930    <hidden>
    SLICE_X206Y459       LUT6 (Prop_lut6_I2_O)        0.132     5.062 r  <hidden>
                         net (fo=1, routed)           0.000     5.062    <hidden>
    SLICE_X206Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     5.051    <hidden>
    SLICE_X206Y459       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.204    
                         clock uncertainty           -0.035     5.169    
    SLICE_X206Y459       FDRE (Setup_fdre_C_D)        0.064     5.233    <hidden>
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.571ns (19.651%)  route 2.335ns (80.349%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.051 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X209Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y456       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=3, routed)           0.559     2.929    <hidden>
    SLICE_X214Y458       LUT2 (Prop_lut2_I1_O)        0.043     2.972 r  <hidden>
                         net (fo=1, routed)           0.337     3.308    <hidden>
    SLICE_X214Y458       LUT6 (Prop_lut6_I1_O)        0.043     3.351 f  <hidden>
                         net (fo=2, routed)           0.430     3.782    <hidden>
    SLICE_X212Y459       LUT4 (Prop_lut4_I2_O)        0.043     3.825 r  <hidden>
                         net (fo=3, routed)           0.426     4.251    <hidden>
    SLICE_X206Y458       LUT4 (Prop_lut4_I3_O)        0.043     4.294 f  <hidden>
                         net (fo=2, routed)           0.323     4.617    <hidden>
    SLICE_X206Y456       LUT3 (Prop_lut3_I2_O)        0.051     4.668 f  <hidden>
                         net (fo=2, routed)           0.260     4.928    <hidden>
    SLICE_X206Y459       LUT5 (Prop_lut5_I1_O)        0.132     5.060 r  <hidden>
                         net (fo=1, routed)           0.000     5.060    <hidden>
    SLICE_X206Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     5.051    <hidden>
    SLICE_X206Y459       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.204    
                         clock uncertainty           -0.035     5.169    
    SLICE_X206Y459       FDRE (Setup_fdre_C_D)        0.065     5.234    <hidden>
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.533ns (19.704%)  route 2.172ns (80.296%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.051 - 3.103 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    <hidden>
    SLICE_X215Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y457       FDRE (Prop_fdre_C_Q)         0.198     2.354 r  <hidden>
                         net (fo=11, routed)          0.694     3.048    <hidden>
    SLICE_X208Y458       LUT4 (Prop_lut4_I1_O)        0.120     3.168 r  <hidden>
                         net (fo=1, routed)           0.333     3.501    <hidden>
    SLICE_X208Y460       LUT5 (Prop_lut5_I4_O)        0.043     3.544 r  <hidden>
                         net (fo=1, routed)           0.224     3.768    <hidden>
    SLICE_X208Y460       LUT6 (Prop_lut6_I4_O)        0.043     3.811 r  <hidden>
                         net (fo=1, routed)           0.508     4.319    <hidden>
    SLICE_X207Y459       LUT6 (Prop_lut6_I0_O)        0.043     4.362 f  <hidden>
                         net (fo=2, routed)           0.243     4.605    <hidden>
    SLICE_X207Y459       LUT6 (Prop_lut6_I5_O)        0.043     4.648 f  <hidden>
                         net (fo=2, routed)           0.170     4.818    <hidden>
    SLICE_X206Y458       LUT6 (Prop_lut6_I1_O)        0.043     4.861 r  <hidden>
                         net (fo=1, routed)           0.000     4.861    <hidden>
    SLICE_X206Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     5.051    <hidden>
    SLICE_X206Y458       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.204    
                         clock uncertainty           -0.035     5.169    
    SLICE_X206Y458       FDRE (Setup_fdre_C_D)        0.064     5.233    <hidden>
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.345ns (18.850%)  route 1.485ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.436     2.810    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X220Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.853 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.414     3.266    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.309 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.377     3.988    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y453       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.345ns (18.850%)  route 1.485ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.436     2.810    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X220Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.853 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.414     3.266    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.309 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.377     3.988    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y453       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[13]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.345ns (18.850%)  route 1.485ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.436     2.810    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X220Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.853 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.414     3.266    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.309 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.377     3.988    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y453       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.345ns (18.850%)  route 1.485ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.436     2.810    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X220Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.853 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.414     3.266    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.309 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.377     3.988    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y453       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.345ns (19.073%)  route 1.464ns (80.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.518     2.892    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X220Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.935 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.331     3.267    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I1_O)        0.043     3.310 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.355     3.967    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y451       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.345ns (19.073%)  route 1.464ns (80.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.518     2.892    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X220Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.935 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.331     3.267    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I1_O)        0.043     3.310 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.355     3.967    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y451       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.345ns (19.073%)  route 1.464ns (80.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.518     2.892    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X220Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.935 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.331     3.267    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X220Y452       LUT5 (Prop_lut5_I1_O)        0.043     3.310 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.259     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y452       LUT6 (Prop_lut6_I1_O)        0.043     3.612 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.355     3.967    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X218Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X218Y451       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxuserrdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.707%)  route 0.056ns (30.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y453       FDRE (Prop_fdre_C_Q)         0.100     1.091 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.056     1.147    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/gtrxreset_rxusrclk2
    SLICE_X212Y453       LUT3 (Prop_lut3_I2_O)        0.028     1.175 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_i_1/O
                         net (fo=1, routed)           0.000     1.175    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i_n_1
    SLICE_X212Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxuserrdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK
    SLICE_X212Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxuserrdy_reg/C
                         clock pessimism             -0.245     1.002    
    SLICE_X212Y453       FDRE (Hold_fdre_C_D)         0.087     1.089    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.651%)  route 0.097ns (49.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     4.092    <hidden>
    SLICE_X207Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y456       FDRE (Prop_fdre_C_Q)         0.100     4.192 r  <hidden>
                         net (fo=2, routed)           0.097     4.289    <hidden>
    SLICE_X208Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     4.349    <hidden>
    SLICE_X208Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     4.129    
    SLICE_X208Y456       FDRE (Hold_fdre_C_D)         0.059     4.188    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y460       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/Q
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X219Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X219Y460       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.990    
    SLICE_X219Y460       FDRE (Hold_fdre_C_D)         0.049     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X199Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y458       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X199Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X199Y458       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.984    
    SLICE_X199Y458       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X195Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y454       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X195Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X195Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X195Y454       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y454       FDPE (Prop_fdpe_C_Q)         0.100     1.091 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.146    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.991    
    SLICE_X213Y454       FDPE (Hold_fdpe_C_D)         0.047     1.038    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y451       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X215Y451       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y452       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.986    
    SLICE_X201Y452       FDRE (Hold_fdre_C_D)         0.047     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X195Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y451       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X195Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X195Y451       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.984    
    SLICE_X195Y451       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    <hidden>
    SLICE_X193Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y452       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  <hidden>
                         net (fo=1, routed)           0.055     1.137    <hidden>
    SLICE_X193Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X193Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.982    
    SLICE_X193Y452       FDRE (Hold_fdre_C_D)         0.047     1.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y451       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y451       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y454       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y454       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y451       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y451       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y451       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y451       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y454       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y454       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X203Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X203Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X211Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X211Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X211Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X211Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X216Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X216Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          838  Failing Endpoints,  Worst Slack      -38.285ns,  Total Violation    -3264.880ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.285ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.650ns  (logic 26.273ns (58.842%)  route 18.377ns (41.158%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=23 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.150 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 r  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 r  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 f  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.230    50.027    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X163Y434       LUT3 (Prop_lut3_I2_O)        0.043    50.070 r  core_inst/tx_fifo_axis_tdata[4]_i_5/O
                         net (fo=39, routed)          0.514    50.584    core_inst/tx_fifo_axis_tdata[4]_i_5_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I5_O)        0.043    50.627 r  core_inst/tx_fifo_axis_tdata[40]_i_1/O
                         net (fo=1, routed)           0.000    50.627    core_inst/tx_fifo_axis_tdata[40]_i_1_n_0
    SLICE_X159Y437       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.314    11.150    core_inst/coreclk_out
    SLICE_X159Y437       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[40]/C
                         clock pessimism              1.194    12.344    
                         clock uncertainty           -0.035    12.308    
    SLICE_X159Y437       FDRE (Setup_fdre_C_D)        0.033    12.341    core_inst/tx_fifo_axis_tdata_reg[40]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -50.627    
  -------------------------------------------------------------------
                         slack                                -38.285    

Slack (VIOLATED) :        -38.240ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.637ns  (logic 26.273ns (58.859%)  route 18.364ns (41.141%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=23 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.150 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 r  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 r  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 f  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.230    50.027    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X163Y434       LUT3 (Prop_lut3_I2_O)        0.043    50.070 r  core_inst/tx_fifo_axis_tdata[4]_i_5/O
                         net (fo=39, routed)          0.501    50.571    core_inst/tx_fifo_axis_tdata[4]_i_5_n_0
    SLICE_X160Y437       LUT6 (Prop_lut6_I5_O)        0.043    50.614 r  core_inst/tx_fifo_axis_tdata[15]_i_1/O
                         net (fo=1, routed)           0.000    50.614    core_inst/tx_fifo_axis_tdata[15]_i_1_n_0
    SLICE_X160Y437       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.314    11.150    core_inst/coreclk_out
    SLICE_X160Y437       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/C
                         clock pessimism              1.194    12.344    
                         clock uncertainty           -0.035    12.308    
    SLICE_X160Y437       FDRE (Setup_fdre_C_D)        0.065    12.373    core_inst/tx_fifo_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -50.614    
  -------------------------------------------------------------------
                         slack                                -38.240    

Slack (VIOLATED) :        -38.236ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.600ns  (logic 26.273ns (58.908%)  route 18.327ns (41.092%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=23 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.150 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 r  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 r  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 f  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.230    50.027    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X163Y434       LUT3 (Prop_lut3_I2_O)        0.043    50.070 r  core_inst/tx_fifo_axis_tdata[4]_i_5/O
                         net (fo=39, routed)          0.464    50.534    core_inst/tx_fifo_axis_tdata[4]_i_5_n_0
    SLICE_X159Y436       LUT6 (Prop_lut6_I5_O)        0.043    50.577 r  core_inst/tx_fifo_axis_tdata[48]_i_1/O
                         net (fo=1, routed)           0.000    50.577    core_inst/tx_fifo_axis_tdata[48]_i_1_n_0
    SLICE_X159Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.314    11.150    core_inst/coreclk_out
    SLICE_X159Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[48]/C
                         clock pessimism              1.194    12.344    
                         clock uncertainty           -0.035    12.308    
    SLICE_X159Y436       FDRE (Setup_fdre_C_D)        0.033    12.341    core_inst/tx_fifo_axis_tdata_reg[48]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -50.577    
  -------------------------------------------------------------------
                         slack                                -38.236    

Slack (VIOLATED) :        -38.228ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.590ns  (logic 26.273ns (58.922%)  route 18.317ns (41.078%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=22 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.148 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 f  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 f  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 r  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.347    50.144    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X156Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.187 r  core_inst/tx_fifo_axis_tdata[59]_i_3/O
                         net (fo=24, routed)          0.337    50.524    core_inst/tx_fifo_axis_tdata[59]_i_3_n_0
    SLICE_X155Y435       LUT5 (Prop_lut5_I2_O)        0.043    50.567 r  core_inst/tx_fifo_axis_tdata[13]_i_1/O
                         net (fo=1, routed)           0.000    50.567    core_inst/tx_fifo_axis_tdata[13]_i_1_n_0
    SLICE_X155Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.312    11.148    core_inst/coreclk_out
    SLICE_X155Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[13]/C
                         clock pessimism              1.194    12.342    
                         clock uncertainty           -0.035    12.306    
    SLICE_X155Y435       FDRE (Setup_fdre_C_D)        0.032    12.338    core_inst/tx_fifo_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -50.567    
  -------------------------------------------------------------------
                         slack                                -38.228    

Slack (VIOLATED) :        -38.227ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.586ns  (logic 26.273ns (58.927%)  route 18.313ns (41.073%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=22 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.146 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 f  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 f  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 r  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.347    50.144    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X156Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.187 r  core_inst/tx_fifo_axis_tdata[59]_i_3/O
                         net (fo=24, routed)          0.333    50.520    core_inst/tx_fifo_axis_tdata[59]_i_3_n_0
    SLICE_X157Y433       LUT6 (Prop_lut6_I4_O)        0.043    50.563 r  core_inst/tx_fifo_axis_tdata[46]_i_1/O
                         net (fo=1, routed)           0.000    50.563    core_inst/tx_fifo_axis_tdata[46]_i_1_n_0
    SLICE_X157Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.310    11.146    core_inst/coreclk_out
    SLICE_X157Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[46]/C
                         clock pessimism              1.194    12.340    
                         clock uncertainty           -0.035    12.304    
    SLICE_X157Y433       FDRE (Setup_fdre_C_D)        0.031    12.335    core_inst/tx_fifo_axis_tdata_reg[46]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                         -50.563    
  -------------------------------------------------------------------
                         slack                                -38.227    

Slack (VIOLATED) :        -38.226ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.586ns  (logic 26.273ns (58.927%)  route 18.313ns (41.073%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=22 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.146 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 f  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 f  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 r  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.347    50.144    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X156Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.187 r  core_inst/tx_fifo_axis_tdata[59]_i_3/O
                         net (fo=24, routed)          0.333    50.520    core_inst/tx_fifo_axis_tdata[59]_i_3_n_0
    SLICE_X157Y433       LUT6 (Prop_lut6_I4_O)        0.043    50.563 r  core_inst/tx_fifo_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    50.563    core_inst/tx_fifo_axis_tdata[10]_i_1_n_0
    SLICE_X157Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.310    11.146    core_inst/coreclk_out
    SLICE_X157Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[10]/C
                         clock pessimism              1.194    12.340    
                         clock uncertainty           -0.035    12.304    
    SLICE_X157Y433       FDRE (Setup_fdre_C_D)        0.032    12.336    core_inst/tx_fifo_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -50.563    
  -------------------------------------------------------------------
                         slack                                -38.226    

Slack (VIOLATED) :        -38.222ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.615ns  (logic 26.273ns (58.888%)  route 18.342ns (41.112%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=22 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 11.146 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 f  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 f  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 r  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.347    50.144    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X156Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.187 r  core_inst/tx_fifo_axis_tdata[59]_i_3/O
                         net (fo=24, routed)          0.362    50.549    core_inst/tx_fifo_axis_tdata[59]_i_3_n_0
    SLICE_X156Y433       LUT5 (Prop_lut5_I2_O)        0.043    50.592 r  core_inst/tx_fifo_axis_tdata[53]_i_1/O
                         net (fo=1, routed)           0.000    50.592    core_inst/tx_fifo_axis_tdata[53]_i_1_n_0
    SLICE_X156Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.310    11.146    core_inst/coreclk_out
    SLICE_X156Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[53]/C
                         clock pessimism              1.194    12.340    
                         clock uncertainty           -0.035    12.304    
    SLICE_X156Y433       FDRE (Setup_fdre_C_D)        0.066    12.370    core_inst/tx_fifo_axis_tdata_reg[53]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                         -50.592    
  -------------------------------------------------------------------
                         slack                                -38.222    

Slack (VIOLATED) :        -38.219ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.615ns  (logic 26.273ns (58.888%)  route 18.342ns (41.112%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=23 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.150 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 r  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 r  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 f  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.230    50.027    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X163Y434       LUT3 (Prop_lut3_I2_O)        0.043    50.070 r  core_inst/tx_fifo_axis_tdata[4]_i_5/O
                         net (fo=39, routed)          0.479    50.549    core_inst/tx_fifo_axis_tdata[4]_i_5_n_0
    SLICE_X158Y436       LUT6 (Prop_lut6_I5_O)        0.043    50.592 r  core_inst/tx_fifo_axis_tdata[47]_i_1/O
                         net (fo=1, routed)           0.000    50.592    core_inst/tx_fifo_axis_tdata[47]_i_1_n_0
    SLICE_X158Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.314    11.150    core_inst/coreclk_out
    SLICE_X158Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[47]/C
                         clock pessimism              1.194    12.344    
                         clock uncertainty           -0.035    12.308    
    SLICE_X158Y436       FDRE (Setup_fdre_C_D)        0.065    12.373    core_inst/tx_fifo_axis_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -50.592    
  -------------------------------------------------------------------
                         slack                                -38.219    

Slack (VIOLATED) :        -38.217ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.579ns  (logic 26.273ns (58.936%)  route 18.306ns (41.064%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=23 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.148 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 r  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 r  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 f  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.230    50.027    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X163Y434       LUT3 (Prop_lut3_I2_O)        0.043    50.070 r  core_inst/tx_fifo_axis_tdata[4]_i_5/O
                         net (fo=39, routed)          0.443    50.513    core_inst/tx_fifo_axis_tdata[4]_i_5_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I5_O)        0.043    50.556 r  core_inst/tx_fifo_axis_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000    50.556    core_inst/tx_fifo_axis_tdata[28]_i_1_n_0
    SLICE_X159Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.312    11.148    core_inst/coreclk_out
    SLICE_X159Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[28]/C
                         clock pessimism              1.194    12.342    
                         clock uncertainty           -0.035    12.306    
    SLICE_X159Y434       FDRE (Setup_fdre_C_D)        0.032    12.338    core_inst/tx_fifo_axis_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -50.556    
  -------------------------------------------------------------------
                         slack                                -38.217    

Slack (VIOLATED) :        -38.217ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.615ns  (logic 26.273ns (58.888%)  route 18.342ns (41.112%))
  Logic Levels:           319  (CARRY4=288 LUT2=1 LUT3=23 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.150 - 6.400 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     5.977    core_inst/coreclk_out
    SLICE_X161Y356       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.216     6.193 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.361    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X158Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.650    core_inst/tx_fifo_axis_tdata_reg[4]_i_160_n_0
    SLICE_X158Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.700 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.700    core_inst/tx_fifo_axis_tdata_reg[4]_i_367_n_0
    SLICE_X158Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.750 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000     6.750    core_inst/tx_fifo_axis_tdata_reg[4]_i_529_n_0
    SLICE_X158Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_698/CO[3]
                         net (fo=1, routed)           0.000     6.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_698_n_0
    SLICE_X158Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.850 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_867/CO[3]
                         net (fo=1, routed)           0.000     6.850    core_inst/tx_fifo_axis_tdata_reg[4]_i_867_n_0
    SLICE_X158Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.900 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1036/CO[3]
                         net (fo=1, routed)           0.000     6.900    core_inst/tx_fifo_axis_tdata_reg[4]_i_1036_n_0
    SLICE_X158Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.950 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1205/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[4]_i_1205_n_0
    SLICE_X158Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1374/O[2]
                         net (fo=2, routed)           0.388     7.446    core_inst/p_0_in__0[31]
    SLICE_X157Y360       LUT2 (Prop_lut2_I1_O)        0.126     7.572 r  core_inst/tx_fifo_axis_tdata[4]_i_1481/O
                         net (fo=1, routed)           0.000     7.572    core_inst/tx_fifo_axis_tdata[4]_i_1481_n_0
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.823 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     7.823    core_inst/tx_fifo_axis_tdata_reg[4]_i_1411_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.872 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1406/CO[3]
                         net (fo=1, routed)           0.000     7.872    core_inst/tx_fifo_axis_tdata_reg[4]_i_1406_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.921 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1401/CO[3]
                         net (fo=1, routed)           0.000     7.921    core_inst/tx_fifo_axis_tdata_reg[4]_i_1401_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.970 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1396/CO[3]
                         net (fo=1, routed)           0.000     7.970    core_inst/tx_fifo_axis_tdata_reg[4]_i_1396_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.019 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1391/CO[3]
                         net (fo=1, routed)           0.000     8.019    core_inst/tx_fifo_axis_tdata_reg[4]_i_1391_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.068 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1386/CO[3]
                         net (fo=1, routed)           0.000     8.068    core_inst/tx_fifo_axis_tdata_reg[4]_i_1386_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.117 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1385/CO[3]
                         net (fo=1, routed)           0.000     8.117    core_inst/tx_fifo_axis_tdata_reg[4]_i_1385_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1420_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1416/CO[0]
                         net (fo=35, routed)          0.497     8.790    core_inst/tx_fifo_axis_tdata_reg[4]_i_1416_n_3
    SLICE_X156Y362       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.166 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.166    core_inst/tx_fifo_axis_tdata_reg[4]_i_1368_n_0
    SLICE_X156Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.216 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1363/CO[3]
                         net (fo=1, routed)           0.000     9.216    core_inst/tx_fifo_axis_tdata_reg[4]_i_1363_n_0
    SLICE_X156Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.266 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1358/CO[3]
                         net (fo=1, routed)           0.000     9.266    core_inst/tx_fifo_axis_tdata_reg[4]_i_1358_n_0
    SLICE_X156Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.316 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1353/CO[3]
                         net (fo=1, routed)           0.000     9.316    core_inst/tx_fifo_axis_tdata_reg[4]_i_1353_n_0
    SLICE_X156Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.366 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.366    core_inst/tx_fifo_axis_tdata_reg[4]_i_1348_n_0
    SLICE_X156Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.416 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1343/CO[3]
                         net (fo=1, routed)           0.000     9.416    core_inst/tx_fifo_axis_tdata_reg[4]_i_1343_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.466 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1342/CO[3]
                         net (fo=1, routed)           0.000     9.466    core_inst/tx_fifo_axis_tdata_reg[4]_i_1342_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.516 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1378/CO[3]
                         net (fo=1, routed)           0.000     9.516    core_inst/tx_fifo_axis_tdata_reg[4]_i_1378_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.590 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1373/CO[1]
                         net (fo=35, routed)          0.430    10.020    core_inst/tx_fifo_axis_tdata_reg[4]_i_1373_n_2
    SLICE_X155Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.140 r  core_inst/tx_fifo_axis_tdata[4]_i_1377/O
                         net (fo=1, routed)           0.000    10.140    core_inst/tx_fifo_axis_tdata[4]_i_1377_n_0
    SLICE_X155Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.397 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.397    core_inst/tx_fifo_axis_tdata_reg[4]_i_1326_n_0
    SLICE_X155Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.446 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1321/CO[3]
                         net (fo=1, routed)           0.000    10.446    core_inst/tx_fifo_axis_tdata_reg[4]_i_1321_n_0
    SLICE_X155Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.495 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    10.495    core_inst/tx_fifo_axis_tdata_reg[4]_i_1316_n_0
    SLICE_X155Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.544 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1311/CO[3]
                         net (fo=1, routed)           0.000    10.544    core_inst/tx_fifo_axis_tdata_reg[4]_i_1311_n_0
    SLICE_X155Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.593 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    10.593    core_inst/tx_fifo_axis_tdata_reg[4]_i_1306_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.642 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1301/CO[3]
                         net (fo=1, routed)           0.000    10.642    core_inst/tx_fifo_axis_tdata_reg[4]_i_1301_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.691 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    10.691    core_inst/tx_fifo_axis_tdata_reg[4]_i_1300_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.740 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.740    core_inst/tx_fifo_axis_tdata_reg[4]_i_1335_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.815 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1331/CO[1]
                         net (fo=35, routed)          0.438    11.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_1331_n_2
    SLICE_X154Y363       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[4]_i_1334/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[4]_i_1334_n_0
    SLICE_X154Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.617 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.617    core_inst/tx_fifo_axis_tdata_reg[4]_i_1284_n_0
    SLICE_X154Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.667 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1279/CO[3]
                         net (fo=1, routed)           0.000    11.667    core_inst/tx_fifo_axis_tdata_reg[4]_i_1279_n_0
    SLICE_X154Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.717 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    11.717    core_inst/tx_fifo_axis_tdata_reg[4]_i_1274_n_0
    SLICE_X154Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.767 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    11.767    core_inst/tx_fifo_axis_tdata_reg[4]_i_1269_n_0
    SLICE_X154Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.817 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    11.817    core_inst/tx_fifo_axis_tdata_reg[4]_i_1264_n_0
    SLICE_X154Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.867 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1259/CO[3]
                         net (fo=1, routed)           0.000    11.867    core_inst/tx_fifo_axis_tdata_reg[4]_i_1259_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    11.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_1258_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_1293_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    12.041 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1289/CO[1]
                         net (fo=35, routed)          0.550    12.592    core_inst/tx_fifo_axis_tdata_reg[4]_i_1289_n_2
    SLICE_X158Y365       LUT3 (Prop_lut3_I0_O)        0.120    12.712 r  core_inst/tx_fifo_axis_tdata[4]_i_1292/O
                         net (fo=1, routed)           0.000    12.712    core_inst/tx_fifo_axis_tdata[4]_i_1292_n_0
    SLICE_X158Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.958 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    12.958    core_inst/tx_fifo_axis_tdata_reg[4]_i_1242_n_0
    SLICE_X158Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.008 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1237/CO[3]
                         net (fo=1, routed)           0.000    13.008    core_inst/tx_fifo_axis_tdata_reg[4]_i_1237_n_0
    SLICE_X158Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.058 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    13.058    core_inst/tx_fifo_axis_tdata_reg[4]_i_1232_n_0
    SLICE_X158Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.108 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    13.108    core_inst/tx_fifo_axis_tdata_reg[4]_i_1227_n_0
    SLICE_X158Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.158 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    13.158    core_inst/tx_fifo_axis_tdata_reg[4]_i_1222_n_0
    SLICE_X158Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.208 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1217/CO[3]
                         net (fo=1, routed)           0.000    13.208    core_inst/tx_fifo_axis_tdata_reg[4]_i_1217_n_0
    SLICE_X158Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.258 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.258    core_inst/tx_fifo_axis_tdata_reg[4]_i_1216_n_0
    SLICE_X158Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.308 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.308    core_inst/tx_fifo_axis_tdata_reg[4]_i_1251_n_0
    SLICE_X158Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.382 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1247/CO[1]
                         net (fo=35, routed)          0.426    13.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1247_n_2
    SLICE_X157Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    14.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_1199_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1194/CO[3]
                         net (fo=1, routed)           0.000    14.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_1194_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1189/CO[3]
                         net (fo=1, routed)           0.000    14.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_1189_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1184/CO[3]
                         net (fo=1, routed)           0.000    14.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_1184_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.360 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1179/CO[3]
                         net (fo=1, routed)           0.000    14.360    core_inst/tx_fifo_axis_tdata_reg[4]_i_1179_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.409 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1174/CO[3]
                         net (fo=1, routed)           0.007    14.415    core_inst/tx_fifo_axis_tdata_reg[4]_i_1174_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.464 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    14.464    core_inst/tx_fifo_axis_tdata_reg[4]_i_1173_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.513 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1209/CO[3]
                         net (fo=1, routed)           0.000    14.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_1209_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1204/CO[1]
                         net (fo=35, routed)          0.548    15.136    core_inst/tx_fifo_axis_tdata_reg[4]_i_1204_n_2
    SLICE_X156Y371       LUT3 (Prop_lut3_I0_O)        0.118    15.254 r  core_inst/tx_fifo_axis_tdata[4]_i_1208/O
                         net (fo=1, routed)           0.000    15.254    core_inst/tx_fifo_axis_tdata[4]_i_1208_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.500 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.500    core_inst/tx_fifo_axis_tdata_reg[4]_i_1157_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.550 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1152/CO[3]
                         net (fo=1, routed)           0.000    15.550    core_inst/tx_fifo_axis_tdata_reg[4]_i_1152_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.600 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    15.600    core_inst/tx_fifo_axis_tdata_reg[4]_i_1147_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.650 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1142/CO[3]
                         net (fo=1, routed)           0.007    15.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1142_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.707 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    15.707    core_inst/tx_fifo_axis_tdata_reg[4]_i_1137_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.757 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    15.757    core_inst/tx_fifo_axis_tdata_reg[4]_i_1132_n_0
    SLICE_X156Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.807 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    15.807    core_inst/tx_fifo_axis_tdata_reg[4]_i_1131_n_0
    SLICE_X156Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.857 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.857    core_inst/tx_fifo_axis_tdata_reg[4]_i_1166_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.931 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1162/CO[1]
                         net (fo=35, routed)          0.461    16.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_1162_n_2
    SLICE_X154Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.512 r  core_inst/tx_fifo_axis_tdata[4]_i_1165/O
                         net (fo=1, routed)           0.000    16.512    core_inst/tx_fifo_axis_tdata[4]_i_1165_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.758 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    16.758    core_inst/tx_fifo_axis_tdata_reg[4]_i_1115_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.808 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    16.808    core_inst/tx_fifo_axis_tdata_reg[4]_i_1110_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.858 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1105/CO[3]
                         net (fo=1, routed)           0.007    16.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_1105_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_1100_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    16.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_1095_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    17.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_1090_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    17.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_1089_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    17.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_1124_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    17.188 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1120/CO[1]
                         net (fo=35, routed)          0.469    17.657    core_inst/tx_fifo_axis_tdata_reg[4]_i_1120_n_2
    SLICE_X155Y375       LUT3 (Prop_lut3_I0_O)        0.120    17.777 r  core_inst/tx_fifo_axis_tdata[4]_i_1123/O
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata[4]_i_1123_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.034 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.034    core_inst/tx_fifo_axis_tdata_reg[4]_i_1073_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.083 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[4]_i_1068_n_0
    SLICE_X155Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.132 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1063/CO[3]
                         net (fo=1, routed)           0.000    18.132    core_inst/tx_fifo_axis_tdata_reg[4]_i_1063_n_0
    SLICE_X155Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.181 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    18.181    core_inst/tx_fifo_axis_tdata_reg[4]_i_1058_n_0
    SLICE_X155Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.230 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1053/CO[3]
                         net (fo=1, routed)           0.000    18.230    core_inst/tx_fifo_axis_tdata_reg[4]_i_1053_n_0
    SLICE_X155Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.279 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    18.279    core_inst/tx_fifo_axis_tdata_reg[4]_i_1048_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.328 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    18.328    core_inst/tx_fifo_axis_tdata_reg[4]_i_1047_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.377 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_1082_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.452 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1078/CO[1]
                         net (fo=35, routed)          0.373    18.825    core_inst/tx_fifo_axis_tdata_reg[4]_i_1078_n_2
    SLICE_X157Y378       LUT3 (Prop_lut3_I0_O)        0.118    18.943 r  core_inst/tx_fifo_axis_tdata[4]_i_1081/O
                         net (fo=1, routed)           0.000    18.943    core_inst/tx_fifo_axis_tdata[4]_i_1081_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.200 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.200    core_inst/tx_fifo_axis_tdata_reg[4]_i_1030_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.249 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    19.249    core_inst/tx_fifo_axis_tdata_reg[4]_i_1025_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.298 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    19.298    core_inst/tx_fifo_axis_tdata_reg[4]_i_1020_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.347 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    19.347    core_inst/tx_fifo_axis_tdata_reg[4]_i_1015_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.396 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    19.396    core_inst/tx_fifo_axis_tdata_reg[4]_i_1010_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.445 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    19.445    core_inst/tx_fifo_axis_tdata_reg[4]_i_1005_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.494 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    19.494    core_inst/tx_fifo_axis_tdata_reg[4]_i_1004_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.543 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    19.543    core_inst/tx_fifo_axis_tdata_reg[4]_i_1040_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.618 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_1035/CO[1]
                         net (fo=35, routed)          0.524    20.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_1035_n_2
    SLICE_X156Y380       LUT3 (Prop_lut3_I0_O)        0.118    20.260 r  core_inst/tx_fifo_axis_tdata[4]_i_1039/O
                         net (fo=1, routed)           0.000    20.260    core_inst/tx_fifo_axis_tdata[4]_i_1039_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.506 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.506    core_inst/tx_fifo_axis_tdata_reg[4]_i_988_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.556 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_983/CO[3]
                         net (fo=1, routed)           0.000    20.556    core_inst/tx_fifo_axis_tdata_reg[4]_i_983_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.606 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_978/CO[3]
                         net (fo=1, routed)           0.000    20.606    core_inst/tx_fifo_axis_tdata_reg[4]_i_978_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.656 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_973/CO[3]
                         net (fo=1, routed)           0.000    20.656    core_inst/tx_fifo_axis_tdata_reg[4]_i_973_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.706 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_968/CO[3]
                         net (fo=1, routed)           0.000    20.706    core_inst/tx_fifo_axis_tdata_reg[4]_i_968_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.756 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_963/CO[3]
                         net (fo=1, routed)           0.000    20.756    core_inst/tx_fifo_axis_tdata_reg[4]_i_963_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.806 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_962/CO[3]
                         net (fo=1, routed)           0.000    20.806    core_inst/tx_fifo_axis_tdata_reg[4]_i_962_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.856 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.856    core_inst/tx_fifo_axis_tdata_reg[4]_i_997_n_0
    SLICE_X156Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_993/CO[1]
                         net (fo=35, routed)          0.447    21.377    core_inst/tx_fifo_axis_tdata_reg[4]_i_993_n_2
    SLICE_X154Y381       LUT3 (Prop_lut3_I0_O)        0.120    21.497 r  core_inst/tx_fifo_axis_tdata[4]_i_996/O
                         net (fo=1, routed)           0.000    21.497    core_inst/tx_fifo_axis_tdata[4]_i_996_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.743 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.743    core_inst/tx_fifo_axis_tdata_reg[4]_i_946_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.793 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_941/CO[3]
                         net (fo=1, routed)           0.000    21.793    core_inst/tx_fifo_axis_tdata_reg[4]_i_941_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.843 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_936/CO[3]
                         net (fo=1, routed)           0.000    21.843    core_inst/tx_fifo_axis_tdata_reg[4]_i_936_n_0
    SLICE_X154Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.893 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_931/CO[3]
                         net (fo=1, routed)           0.000    21.893    core_inst/tx_fifo_axis_tdata_reg[4]_i_931_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.943 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.943    core_inst/tx_fifo_axis_tdata_reg[4]_i_926_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.993 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.993    core_inst/tx_fifo_axis_tdata_reg[4]_i_921_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.043 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.043    core_inst/tx_fifo_axis_tdata_reg[4]_i_920_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.093 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.093    core_inst/tx_fifo_axis_tdata_reg[4]_i_955_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.167 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_951/CO[1]
                         net (fo=35, routed)          0.424    22.591    core_inst/tx_fifo_axis_tdata_reg[4]_i_951_n_2
    SLICE_X155Y385       LUT3 (Prop_lut3_I0_O)        0.120    22.711 r  core_inst/tx_fifo_axis_tdata[4]_i_954/O
                         net (fo=1, routed)           0.000    22.711    core_inst/tx_fifo_axis_tdata[4]_i_954_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.968 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_904/CO[3]
                         net (fo=1, routed)           0.000    22.968    core_inst/tx_fifo_axis_tdata_reg[4]_i_904_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.017 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_899/CO[3]
                         net (fo=1, routed)           0.000    23.017    core_inst/tx_fifo_axis_tdata_reg[4]_i_899_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.066 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_894/CO[3]
                         net (fo=1, routed)           0.000    23.066    core_inst/tx_fifo_axis_tdata_reg[4]_i_894_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.115 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_889/CO[3]
                         net (fo=1, routed)           0.000    23.115    core_inst/tx_fifo_axis_tdata_reg[4]_i_889_n_0
    SLICE_X155Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.164 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_884/CO[3]
                         net (fo=1, routed)           0.000    23.164    core_inst/tx_fifo_axis_tdata_reg[4]_i_884_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.213 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_879/CO[3]
                         net (fo=1, routed)           0.000    23.213    core_inst/tx_fifo_axis_tdata_reg[4]_i_879_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.262 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_878/CO[3]
                         net (fo=1, routed)           0.000    23.262    core_inst/tx_fifo_axis_tdata_reg[4]_i_878_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_913_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.386 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_909/CO[1]
                         net (fo=35, routed)          0.531    23.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_909_n_2
    SLICE_X158Y385       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.281 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.281    core_inst/tx_fifo_axis_tdata_reg[4]_i_861_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.331 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_856/CO[3]
                         net (fo=1, routed)           0.000    24.331    core_inst/tx_fifo_axis_tdata_reg[4]_i_856_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.381 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_851/CO[3]
                         net (fo=1, routed)           0.000    24.381    core_inst/tx_fifo_axis_tdata_reg[4]_i_851_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.431 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_846/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[4]_i_846_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.481 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_841/CO[3]
                         net (fo=1, routed)           0.000    24.481    core_inst/tx_fifo_axis_tdata_reg[4]_i_841_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.531 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_836/CO[3]
                         net (fo=1, routed)           0.000    24.531    core_inst/tx_fifo_axis_tdata_reg[4]_i_836_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.581 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_835/CO[3]
                         net (fo=1, routed)           0.000    24.581    core_inst/tx_fifo_axis_tdata_reg[4]_i_835_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.631 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.631    core_inst/tx_fifo_axis_tdata_reg[4]_i_871_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_866/CO[1]
                         net (fo=35, routed)          0.407    25.112    core_inst/tx_fifo_axis_tdata_reg[4]_i_866_n_2
    SLICE_X157Y389       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.468 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.468    core_inst/tx_fifo_axis_tdata_reg[4]_i_819_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.517 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_814/CO[3]
                         net (fo=1, routed)           0.000    25.517    core_inst/tx_fifo_axis_tdata_reg[4]_i_814_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.566 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_809/CO[3]
                         net (fo=1, routed)           0.000    25.566    core_inst/tx_fifo_axis_tdata_reg[4]_i_809_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.615 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.615    core_inst/tx_fifo_axis_tdata_reg[4]_i_804_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.664 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_799/CO[3]
                         net (fo=1, routed)           0.000    25.664    core_inst/tx_fifo_axis_tdata_reg[4]_i_799_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.713 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_794/CO[3]
                         net (fo=1, routed)           0.000    25.713    core_inst/tx_fifo_axis_tdata_reg[4]_i_794_n_0
    SLICE_X157Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.762 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_793/CO[3]
                         net (fo=1, routed)           0.000    25.762    core_inst/tx_fifo_axis_tdata_reg[4]_i_793_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.811 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.811    core_inst/tx_fifo_axis_tdata_reg[4]_i_828_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.886 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_824/CO[1]
                         net (fo=35, routed)          0.465    26.350    core_inst/tx_fifo_axis_tdata_reg[4]_i_824_n_2
    SLICE_X156Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.468 r  core_inst/tx_fifo_axis_tdata[4]_i_827/O
                         net (fo=1, routed)           0.000    26.468    core_inst/tx_fifo_axis_tdata[4]_i_827_n_0
    SLICE_X156Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.714 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.714    core_inst/tx_fifo_axis_tdata_reg[4]_i_777_n_0
    SLICE_X156Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.764 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_772/CO[3]
                         net (fo=1, routed)           0.000    26.764    core_inst/tx_fifo_axis_tdata_reg[4]_i_772_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.814 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_767/CO[3]
                         net (fo=1, routed)           0.000    26.814    core_inst/tx_fifo_axis_tdata_reg[4]_i_767_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.864 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.000    26.864    core_inst/tx_fifo_axis_tdata_reg[4]_i_762_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.914 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_757/CO[3]
                         net (fo=1, routed)           0.000    26.914    core_inst/tx_fifo_axis_tdata_reg[4]_i_757_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.964 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_752/CO[3]
                         net (fo=1, routed)           0.000    26.964    core_inst/tx_fifo_axis_tdata_reg[4]_i_752_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.014 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_751/CO[3]
                         net (fo=1, routed)           0.000    27.014    core_inst/tx_fifo_axis_tdata_reg[4]_i_751_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_786/CO[3]
                         net (fo=1, routed)           0.001    27.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_786_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.139 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_782/CO[1]
                         net (fo=35, routed)          0.437    27.576    core_inst/tx_fifo_axis_tdata_reg[4]_i_782_n_2
    SLICE_X158Y394       LUT3 (Prop_lut3_I0_O)        0.120    27.696 r  core_inst/tx_fifo_axis_tdata[4]_i_785/O
                         net (fo=1, routed)           0.000    27.696    core_inst/tx_fifo_axis_tdata[4]_i_785_n_0
    SLICE_X158Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.942 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.942    core_inst/tx_fifo_axis_tdata_reg[4]_i_735_n_0
    SLICE_X158Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.992 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_730/CO[3]
                         net (fo=1, routed)           0.000    27.992    core_inst/tx_fifo_axis_tdata_reg[4]_i_730_n_0
    SLICE_X158Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.042 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_725/CO[3]
                         net (fo=1, routed)           0.000    28.042    core_inst/tx_fifo_axis_tdata_reg[4]_i_725_n_0
    SLICE_X158Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.092 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.092    core_inst/tx_fifo_axis_tdata_reg[4]_i_720_n_0
    SLICE_X158Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.142 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_715/CO[3]
                         net (fo=1, routed)           0.000    28.142    core_inst/tx_fifo_axis_tdata_reg[4]_i_715_n_0
    SLICE_X158Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.192 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_710/CO[3]
                         net (fo=1, routed)           0.001    28.193    core_inst/tx_fifo_axis_tdata_reg[4]_i_710_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.243 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_709/CO[3]
                         net (fo=1, routed)           0.000    28.243    core_inst/tx_fifo_axis_tdata_reg[4]_i_709_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.293 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.293    core_inst/tx_fifo_axis_tdata_reg[4]_i_744_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.367 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_740/CO[1]
                         net (fo=35, routed)          0.522    28.889    core_inst/tx_fifo_axis_tdata_reg[4]_i_740_n_2
    SLICE_X155Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.245 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.245    core_inst/tx_fifo_axis_tdata_reg[4]_i_692_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.294 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_687/CO[3]
                         net (fo=1, routed)           0.000    29.294    core_inst/tx_fifo_axis_tdata_reg[4]_i_687_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.343 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_682/CO[3]
                         net (fo=1, routed)           0.000    29.343    core_inst/tx_fifo_axis_tdata_reg[4]_i_682_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.392 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_677/CO[3]
                         net (fo=1, routed)           0.000    29.392    core_inst/tx_fifo_axis_tdata_reg[4]_i_677_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.441 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_672/CO[3]
                         net (fo=1, routed)           0.000    29.441    core_inst/tx_fifo_axis_tdata_reg[4]_i_672_n_0
    SLICE_X155Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.490 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_667/CO[3]
                         net (fo=1, routed)           0.001    29.490    core_inst/tx_fifo_axis_tdata_reg[4]_i_667_n_0
    SLICE_X155Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.539 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000    29.539    core_inst/tx_fifo_axis_tdata_reg[4]_i_666_n_0
    SLICE_X155Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.588 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_702/CO[3]
                         net (fo=1, routed)           0.000    29.588    core_inst/tx_fifo_axis_tdata_reg[4]_i_702_n_0
    SLICE_X155Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.663 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_697/CO[1]
                         net (fo=35, routed)          0.485    30.148    core_inst/tx_fifo_axis_tdata_reg[4]_i_697_n_2
    SLICE_X154Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.266 r  core_inst/tx_fifo_axis_tdata[4]_i_696/O
                         net (fo=1, routed)           0.000    30.266    core_inst/tx_fifo_axis_tdata[4]_i_696_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    30.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_645/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_645_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_640/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_640_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_635/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_635_n_0
    SLICE_X154Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_630/CO[3]
                         net (fo=1, routed)           0.001    30.655    core_inst/tx_fifo_axis_tdata_reg[4]_i_630_n_0
    SLICE_X154Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.705 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.705    core_inst/tx_fifo_axis_tdata_reg[4]_i_625_n_0
    SLICE_X154Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.755 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_624/CO[3]
                         net (fo=1, routed)           0.000    30.755    core_inst/tx_fifo_axis_tdata_reg[4]_i_624_n_0
    SLICE_X154Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.805 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.805    core_inst/tx_fifo_axis_tdata_reg[4]_i_659_n_0
    SLICE_X154Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.879 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_655/CO[1]
                         net (fo=35, routed)          0.371    31.250    core_inst/tx_fifo_axis_tdata_reg[4]_i_655_n_2
    SLICE_X156Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    31.616 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.616    core_inst/tx_fifo_axis_tdata_reg[4]_i_608_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.666 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.666    core_inst/tx_fifo_axis_tdata_reg[4]_i_603_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.716 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_598/CO[3]
                         net (fo=1, routed)           0.000    31.716    core_inst/tx_fifo_axis_tdata_reg[4]_i_598_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.766 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_593/CO[3]
                         net (fo=1, routed)           0.000    31.766    core_inst/tx_fifo_axis_tdata_reg[4]_i_593_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.816 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_588/CO[3]
                         net (fo=1, routed)           0.000    31.816    core_inst/tx_fifo_axis_tdata_reg[4]_i_588_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.866 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_583/CO[3]
                         net (fo=1, routed)           0.000    31.866    core_inst/tx_fifo_axis_tdata_reg[4]_i_583_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.916 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_582/CO[3]
                         net (fo=1, routed)           0.000    31.916    core_inst/tx_fifo_axis_tdata_reg[4]_i_582_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_617_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.040 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_613/CO[1]
                         net (fo=35, routed)          0.473    32.513    core_inst/tx_fifo_axis_tdata_reg[4]_i_613_n_2
    SLICE_X155Y403       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    32.869 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_566/CO[3]
                         net (fo=1, routed)           0.000    32.869    core_inst/tx_fifo_axis_tdata_reg[4]_i_566_n_0
    SLICE_X155Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.918 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_561/CO[3]
                         net (fo=1, routed)           0.000    32.918    core_inst/tx_fifo_axis_tdata_reg[4]_i_561_n_0
    SLICE_X155Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.967 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_556/CO[3]
                         net (fo=1, routed)           0.000    32.967    core_inst/tx_fifo_axis_tdata_reg[4]_i_556_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.016 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_551/CO[3]
                         net (fo=1, routed)           0.000    33.016    core_inst/tx_fifo_axis_tdata_reg[4]_i_551_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.065 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_546/CO[3]
                         net (fo=1, routed)           0.000    33.065    core_inst/tx_fifo_axis_tdata_reg[4]_i_546_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.114 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_541/CO[3]
                         net (fo=1, routed)           0.000    33.114    core_inst/tx_fifo_axis_tdata_reg[4]_i_541_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.163 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_540/CO[3]
                         net (fo=1, routed)           0.000    33.163    core_inst/tx_fifo_axis_tdata_reg[4]_i_540_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.212 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.212    core_inst/tx_fifo_axis_tdata_reg[4]_i_575_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.287 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_571/CO[1]
                         net (fo=35, routed)          0.482    33.768    core_inst/tx_fifo_axis_tdata_reg[4]_i_571_n_2
    SLICE_X154Y405       LUT3 (Prop_lut3_I0_O)        0.118    33.886 r  core_inst/tx_fifo_axis_tdata[4]_i_570/O
                         net (fo=1, routed)           0.000    33.886    core_inst/tx_fifo_axis_tdata[4]_i_570_n_0
    SLICE_X154Y405       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.124 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_518/CO[3]
                         net (fo=1, routed)           0.000    34.124    core_inst/tx_fifo_axis_tdata_reg[4]_i_518_n_0
    SLICE_X154Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.174 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    34.174    core_inst/tx_fifo_axis_tdata_reg[4]_i_513_n_0
    SLICE_X154Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.224 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_508/CO[3]
                         net (fo=1, routed)           0.000    34.224    core_inst/tx_fifo_axis_tdata_reg[4]_i_508_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.274 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.274    core_inst/tx_fifo_axis_tdata_reg[4]_i_503_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.324 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_498/CO[3]
                         net (fo=1, routed)           0.000    34.324    core_inst/tx_fifo_axis_tdata_reg[4]_i_498_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_497/CO[3]
                         net (fo=1, routed)           0.000    34.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_497_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.424 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_533/CO[3]
                         net (fo=1, routed)           0.000    34.424    core_inst/tx_fifo_axis_tdata_reg[4]_i_533_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_528/CO[1]
                         net (fo=35, routed)          0.450    34.948    core_inst/tx_fifo_axis_tdata_reg[4]_i_528_n_2
    SLICE_X153Y407       LUT3 (Prop_lut3_I0_O)        0.120    35.068 r  core_inst/tx_fifo_axis_tdata[4]_i_526/O
                         net (fo=1, routed)           0.000    35.068    core_inst/tx_fifo_axis_tdata[4]_i_526_n_0
    SLICE_X153Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.325 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_476/CO[3]
                         net (fo=1, routed)           0.000    35.325    core_inst/tx_fifo_axis_tdata_reg[4]_i_476_n_0
    SLICE_X153Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.374 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    35.374    core_inst/tx_fifo_axis_tdata_reg[4]_i_471_n_0
    SLICE_X153Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_466/CO[3]
                         net (fo=1, routed)           0.000    35.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_466_n_0
    SLICE_X153Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.472 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_461/CO[3]
                         net (fo=1, routed)           0.000    35.472    core_inst/tx_fifo_axis_tdata_reg[4]_i_461_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_456_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.570 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_455/CO[3]
                         net (fo=1, routed)           0.000    35.570    core_inst/tx_fifo_axis_tdata_reg[4]_i_455_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.619 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.619    core_inst/tx_fifo_axis_tdata_reg[4]_i_490_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.694 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_486/CO[1]
                         net (fo=35, routed)          0.463    36.157    core_inst/tx_fifo_axis_tdata_reg[4]_i_486_n_2
    SLICE_X152Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    36.521 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_439/CO[3]
                         net (fo=1, routed)           0.000    36.521    core_inst/tx_fifo_axis_tdata_reg[4]_i_439_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.571 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_434/CO[3]
                         net (fo=1, routed)           0.000    36.571    core_inst/tx_fifo_axis_tdata_reg[4]_i_434_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.621 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.621    core_inst/tx_fifo_axis_tdata_reg[4]_i_429_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.671 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_424/CO[3]
                         net (fo=1, routed)           0.000    36.671    core_inst/tx_fifo_axis_tdata_reg[4]_i_424_n_0
    SLICE_X152Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.721 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_419/CO[3]
                         net (fo=1, routed)           0.000    36.721    core_inst/tx_fifo_axis_tdata_reg[4]_i_419_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.771 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.771    core_inst/tx_fifo_axis_tdata_reg[4]_i_414_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.821 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_413/CO[3]
                         net (fo=1, routed)           0.000    36.821    core_inst/tx_fifo_axis_tdata_reg[4]_i_413_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.871 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.871    core_inst/tx_fifo_axis_tdata_reg[4]_i_448_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.945 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_444/CO[1]
                         net (fo=35, routed)          0.546    37.491    core_inst/tx_fifo_axis_tdata_reg[4]_i_444_n_2
    SLICE_X157Y409       LUT3 (Prop_lut3_I0_O)        0.120    37.611 r  core_inst/tx_fifo_axis_tdata[4]_i_447/O
                         net (fo=1, routed)           0.000    37.611    core_inst/tx_fifo_axis_tdata[4]_i_447_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.868 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_397/CO[3]
                         net (fo=1, routed)           0.000    37.868    core_inst/tx_fifo_axis_tdata_reg[4]_i_397_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.917 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_392/CO[3]
                         net (fo=1, routed)           0.000    37.917    core_inst/tx_fifo_axis_tdata_reg[4]_i_392_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.966 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_387/CO[3]
                         net (fo=1, routed)           0.000    37.966    core_inst/tx_fifo_axis_tdata_reg[4]_i_387_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.015 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.015    core_inst/tx_fifo_axis_tdata_reg[4]_i_382_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.064 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_377/CO[3]
                         net (fo=1, routed)           0.000    38.064    core_inst/tx_fifo_axis_tdata_reg[4]_i_377_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.113 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    38.113    core_inst/tx_fifo_axis_tdata_reg[4]_i_372_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.162 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_371/CO[3]
                         net (fo=1, routed)           0.000    38.162    core_inst/tx_fifo_axis_tdata_reg[4]_i_371_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_406/CO[3]
                         net (fo=1, routed)           0.000    38.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_406_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.286 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_402/CO[1]
                         net (fo=35, routed)          0.511    38.797    core_inst/tx_fifo_axis_tdata_reg[4]_i_402_n_2
    SLICE_X158Y413       LUT3 (Prop_lut3_I0_O)        0.118    38.915 r  core_inst/tx_fifo_axis_tdata[4]_i_405/O
                         net (fo=1, routed)           0.000    38.915    core_inst/tx_fifo_axis_tdata[4]_i_405_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.161 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.161    core_inst/tx_fifo_axis_tdata_reg[4]_i_354_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.211 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.211    core_inst/tx_fifo_axis_tdata_reg[4]_i_349_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.261 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.261    core_inst/tx_fifo_axis_tdata_reg[4]_i_344_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.311 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.311    core_inst/tx_fifo_axis_tdata_reg[4]_i_339_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.361 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    39.361    core_inst/tx_fifo_axis_tdata_reg[4]_i_334_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.411 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.411    core_inst/tx_fifo_axis_tdata_reg[4]_i_329_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.461 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.461    core_inst/tx_fifo_axis_tdata_reg[4]_i_328_n_0
    SLICE_X158Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.511 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.511    core_inst/tx_fifo_axis_tdata_reg[4]_i_360_n_0
    SLICE_X158Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.585 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_359/CO[1]
                         net (fo=35, routed)          0.472    40.057    core_inst/tx_fifo_axis_tdata_reg[4]_i_359_n_2
    SLICE_X156Y415       LUT3 (Prop_lut3_I0_O)        0.120    40.177 r  core_inst/tx_fifo_axis_tdata[4]_i_370/O
                         net (fo=1, routed)           0.000    40.177    core_inst/tx_fifo_axis_tdata[4]_i_370_n_0
    SLICE_X156Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    40.423 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    40.423    core_inst/tx_fifo_axis_tdata_reg[4]_i_320_n_0
    SLICE_X156Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.473 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.473    core_inst/tx_fifo_axis_tdata_reg[4]_i_307_n_0
    SLICE_X156Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.523 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_302/CO[3]
                         net (fo=1, routed)           0.000    40.523    core_inst/tx_fifo_axis_tdata_reg[4]_i_302_n_0
    SLICE_X156Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.573 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.573    core_inst/tx_fifo_axis_tdata_reg[4]_i_297_n_0
    SLICE_X156Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.623 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.623    core_inst/tx_fifo_axis_tdata_reg[4]_i_292_n_0
    SLICE_X156Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.673 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.673    core_inst/tx_fifo_axis_tdata_reg[4]_i_287_n_0
    SLICE_X156Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.723 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_286/CO[3]
                         net (fo=1, routed)           0.000    40.723    core_inst/tx_fifo_axis_tdata_reg[4]_i_286_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.773 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.773    core_inst/tx_fifo_axis_tdata_reg[4]_i_313_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.847 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_312/CO[1]
                         net (fo=35, routed)          0.381    41.227    core_inst/tx_fifo_axis_tdata_reg[4]_i_312_n_2
    SLICE_X153Y418       LUT3 (Prop_lut3_I0_O)        0.120    41.347 r  core_inst/tx_fifo_axis_tdata[4]_i_323/O
                         net (fo=1, routed)           0.000    41.347    core_inst/tx_fifo_axis_tdata[4]_i_323_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_273_n_0
    SLICE_X153Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.653 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.653    core_inst/tx_fifo_axis_tdata_reg[4]_i_277_n_0
    SLICE_X153Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.702 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_254/CO[3]
                         net (fo=1, routed)           0.000    41.702    core_inst/tx_fifo_axis_tdata_reg[4]_i_254_n_0
    SLICE_X153Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_249/CO[3]
                         net (fo=1, routed)           0.000    41.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_249_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.800 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_244/CO[3]
                         net (fo=1, routed)           0.000    41.800    core_inst/tx_fifo_axis_tdata_reg[4]_i_244_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.849 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_239/CO[3]
                         net (fo=1, routed)           0.000    41.849    core_inst/tx_fifo_axis_tdata_reg[4]_i_239_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_238/CO[3]
                         net (fo=1, routed)           0.007    41.905    core_inst/tx_fifo_axis_tdata_reg[4]_i_238_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.954 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000    41.954    core_inst/tx_fifo_axis_tdata_reg[4]_i_265_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.029 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_264/CO[1]
                         net (fo=35, routed)          0.498    42.527    core_inst/tx_fifo_axis_tdata_reg[4]_i_264_n_2
    SLICE_X157Y419       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.881 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.881    core_inst/tx_fifo_axis_tdata_reg[4]_i_220_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.930 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_224/CO[3]
                         net (fo=1, routed)           0.000    42.930    core_inst/tx_fifo_axis_tdata_reg[4]_i_224_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.979 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_229/CO[3]
                         net (fo=1, routed)           0.000    42.979    core_inst/tx_fifo_axis_tdata_reg[4]_i_229_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.028 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_190/CO[3]
                         net (fo=1, routed)           0.000    43.028    core_inst/tx_fifo_axis_tdata_reg[4]_i_190_n_0
    SLICE_X157Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.077 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_185/CO[3]
                         net (fo=1, routed)           0.000    43.077    core_inst/tx_fifo_axis_tdata_reg[4]_i_185_n_0
    SLICE_X157Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.126 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_180/CO[3]
                         net (fo=1, routed)           0.007    43.133    core_inst/tx_fifo_axis_tdata_reg[4]_i_180_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.182 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.182    core_inst/tx_fifo_axis_tdata_reg[4]_i_179_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.231 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000    43.231    core_inst/tx_fifo_axis_tdata_reg[4]_i_202_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.306 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_201/CO[1]
                         net (fo=35, routed)          0.516    43.822    core_inst/tx_fifo_axis_tdata_reg[4]_i_201_n_2
    SLICE_X159Y423       LUT3 (Prop_lut3_I0_O)        0.118    43.940 r  core_inst/tx_fifo_axis_tdata[4]_i_223/O
                         net (fo=1, routed)           0.000    43.940    core_inst/tx_fifo_axis_tdata[4]_i_223_n_0
    SLICE_X159Y423       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.197 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    44.197    core_inst/tx_fifo_axis_tdata_reg[4]_i_159_n_0
    SLICE_X159Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.246 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_164/CO[3]
                         net (fo=1, routed)           0.007    44.253    core_inst/tx_fifo_axis_tdata_reg[4]_i_164_n_0
    SLICE_X159Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.302 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_169/CO[3]
                         net (fo=1, routed)           0.000    44.302    core_inst/tx_fifo_axis_tdata_reg[4]_i_169_n_0
    SLICE_X159Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.351 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_174/CO[3]
                         net (fo=1, routed)           0.000    44.351    core_inst/tx_fifo_axis_tdata_reg[4]_i_174_n_0
    SLICE_X159Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.400 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_114/CO[3]
                         net (fo=1, routed)           0.000    44.400    core_inst/tx_fifo_axis_tdata_reg[4]_i_114_n_0
    SLICE_X159Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.449 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_109/CO[3]
                         net (fo=1, routed)           0.000    44.449    core_inst/tx_fifo_axis_tdata_reg[4]_i_109_n_0
    SLICE_X159Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.498 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.498    core_inst/tx_fifo_axis_tdata_reg[4]_i_108_n_0
    SLICE_X159Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.547 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_127/CO[3]
                         net (fo=1, routed)           0.000    44.547    core_inst/tx_fifo_axis_tdata_reg[4]_i_127_n_0
    SLICE_X159Y431       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.622 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_126/CO[1]
                         net (fo=35, routed)          0.518    45.140    core_inst/tx_fifo_axis_tdata_reg[4]_i_126_n_2
    SLICE_X158Y426       LUT3 (Prop_lut3_I0_O)        0.118    45.258 r  core_inst/tx_fifo_axis_tdata[4]_i_163/O
                         net (fo=1, routed)           0.000    45.258    core_inst/tx_fifo_axis_tdata[4]_i_163_n_0
    SLICE_X158Y426       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.504 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata_reg[4]_i_88_n_0
    SLICE_X158Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.554 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000    45.554    core_inst/tx_fifo_axis_tdata_reg[4]_i_93_n_0
    SLICE_X158Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.604 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.604    core_inst/tx_fifo_axis_tdata_reg[4]_i_98_n_0
    SLICE_X158Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.654 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_139/CO[3]
                         net (fo=1, routed)           0.000    45.654    core_inst/tx_fifo_axis_tdata_reg[4]_i_139_n_0
    SLICE_X158Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.704 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000    45.704    core_inst/tx_fifo_axis_tdata_reg[4]_i_103_n_0
    SLICE_X158Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.754 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.754    core_inst/tx_fifo_axis_tdata_reg[4]_i_55_n_0
    SLICE_X158Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.804 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    45.804    core_inst/tx_fifo_axis_tdata_reg[4]_i_54_n_0
    SLICE_X158Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.854 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.854    core_inst/tx_fifo_axis_tdata_reg[4]_i_65_n_0
    SLICE_X158Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.928 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_64/CO[1]
                         net (fo=35, routed)          0.457    46.385    core_inst/tx_fifo_axis_tdata_reg[4]_i_64_n_2
    SLICE_X160Y428       LUT3 (Prop_lut3_I0_O)        0.120    46.505 r  core_inst/tx_fifo_axis_tdata[4]_i_92/O
                         net (fo=1, routed)           0.000    46.505    core_inst/tx_fifo_axis_tdata[4]_i_92_n_0
    SLICE_X160Y428       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.751 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.751    core_inst/tx_fifo_axis_tdata_reg[4]_i_48_n_0
    SLICE_X160Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.801 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.801    core_inst/tx_fifo_axis_tdata_reg[4]_i_49_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.851 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.851    core_inst/tx_fifo_axis_tdata_reg[4]_i_51_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.998 r  core_inst/tx_fifo_axis_tdata_reg[4]_i_84/O[3]
                         net (fo=3, routed)           0.294    47.292    core_inst/tx_fifo_axis_tdata_reg[4]_i_84_n_4
    SLICE_X161Y430       LUT6 (Prop_lut6_I5_O)        0.120    47.412 r  core_inst/tx_fifo_axis_tdata[4]_i_263/O
                         net (fo=4, routed)           0.419    47.831    core_inst/tx_fifo_axis_tdata[4]_i_263_n_0
    SLICE_X161Y429       LUT6 (Prop_lut6_I1_O)        0.043    47.874 r  core_inst/tx_fifo_axis_tdata[4]_i_196/O
                         net (fo=4, routed)           0.418    48.292    core_inst/tx_fifo_axis_tdata[4]_i_196_n_0
    SLICE_X161Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.335 r  core_inst/tx_fifo_axis_tdata[4]_i_134/O
                         net (fo=2, routed)           0.454    48.789    core_inst/tx_fifo_axis_tdata[4]_i_134_n_0
    SLICE_X160Y438       LUT6 (Prop_lut6_I4_O)        0.043    48.832 r  core_inst/tx_fifo_axis_tdata[4]_i_38_comp/O
                         net (fo=1, routed)           0.451    49.283    core_inst/tx_fifo_axis_tdata[4]_i_38_n_0
    SLICE_X162Y434       LUT6 (Prop_lut6_I3_O)        0.043    49.326 r  core_inst/tx_fifo_axis_tdata[4]_i_17/O
                         net (fo=1, routed)           0.427    49.754    core_inst/tx_fifo_axis_tdata[4]_i_17_n_0
    SLICE_X162Y435       LUT6 (Prop_lut6_I3_O)        0.043    49.797 f  core_inst/tx_fifo_axis_tdata[4]_i_9_comp/O
                         net (fo=5, routed)           0.230    50.027    core_inst/tx_fifo_axis_tdata[4]_i_9_n_0
    SLICE_X163Y434       LUT3 (Prop_lut3_I2_O)        0.043    50.070 r  core_inst/tx_fifo_axis_tdata[4]_i_5/O
                         net (fo=39, routed)          0.479    50.549    core_inst/tx_fifo_axis_tdata[4]_i_5_n_0
    SLICE_X158Y436       LUT6 (Prop_lut6_I5_O)        0.043    50.592 r  core_inst/tx_fifo_axis_tdata[54]_i_1/O
                         net (fo=1, routed)           0.000    50.592    core_inst/tx_fifo_axis_tdata[54]_i_1_n_0
    SLICE_X158Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.314    11.150    core_inst/coreclk_out
    SLICE_X158Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[54]/C
                         clock pessimism              1.194    12.344    
                         clock uncertainty           -0.035    12.308    
    SLICE_X158Y436       FDRE (Setup_fdre_C_D)        0.066    12.374    core_inst/tx_fifo_axis_tdata_reg[54]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -50.592    
  -------------------------------------------------------------------
                         slack                                -38.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.465%)  route 0.141ns (58.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.839     2.612    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    SLICE_X163Y430       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y430       FDRE (Prop_fdre_C_Q)         0.100     2.712 r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[26]/Q
                         net (fo=1, routed)           0.141     2.853    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_ip_reg[26]
    RAMB18_X10Y172       RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.133     3.294    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    RAMB18_X10Y172       RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.643     2.651    
    RAMB18_X10Y172       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     2.806    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.530%)  route 0.141ns (54.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.882     2.655    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    SLICE_X174Y431       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y431       FDRE (Prop_fdre_C_Q)         0.118     2.773 r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[10]/Q
                         net (fo=1, routed)           0.141     2.914    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg[10]
    RAMB36_X11Y86        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.176     3.337    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    RAMB36_X11Y86        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.644     2.693    
    RAMB36_X11Y86        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155     2.848    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.027%)  route 0.185ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.842     2.615    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    SLICE_X163Y433       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y433       FDRE (Prop_fdre_C_Q)         0.100     2.715 r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=32, routed)          0.185     2.900    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg[4]
    RAMB18_X10Y172       RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.133     3.294    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    RAMB18_X10Y172       RAMB18E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.643     2.651    
    RAMB18_X10Y172       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.834    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.318ns (69.233%)  route 0.141ns (30.767%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X200Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y447       FDRE (Prop_fdre_C_Q)         0.118     2.816 f  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]/Q
                         net (fo=2, routed)           0.141     2.956    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]
    SLICE_X200Y447       LUT1 (Prop_lut1_I0_O)        0.028     2.984 r  sfp_4_pcs_pma_inst/inst/master_watchdog[8]_i_2/O
                         net (fo=1, routed)           0.000     2.984    sfp_4_pcs_pma_inst/inst/master_watchdog[8]_i_2_n_0
    SLICE_X200Y447       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     3.061 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[8]_i_1_n_0
    SLICE_X200Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.088 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.088    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[12]_i_1_n_0
    SLICE_X200Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.115 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.116    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]_i_1_n_0
    SLICE_X200Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.157 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.157    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]_i_1_n_7
    SLICE_X200Y450       FDSE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.293     3.455    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X200Y450       FDSE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]/C
                         clock pessimism             -0.457     2.998    
    SLICE_X200Y450       FDSE (Hold_fdse_C_D)         0.092     3.090    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_source_port_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.896%)  route 0.093ns (48.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.884     2.657    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/coreclk_out
    SLICE_X181Y418       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_source_port_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y418       FDRE (Prop_fdre_C_Q)         0.100     2.757 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_source_port_reg_reg[7]/Q
                         net (fo=29, routed)          0.093     2.850    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg_0_15_18_23/DIA1
    SLICE_X180Y419       RAMD32                                       r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.150     3.312    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg_0_15_18_23/WCLK
    SLICE_X180Y419       RAMD32                                       r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.644     2.668    
    SLICE_X180Y419       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.776    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/ip_source_ip_mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.952%)  route 0.144ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.943     2.716    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X170Y453       FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y453       FDRE (Prop_fdre_C_Q)         0.100     2.816 r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[44]/Q
                         net (fo=1, routed)           0.144     2.960    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[47]_1[44]
    SLICE_X171Y449       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.133     3.295    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/coreclk_out
    SLICE_X171Y449       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[44]/C
                         clock pessimism             -0.457     2.838    
    SLICE_X171Y449       FDRE (Hold_fdre_C_D)         0.047     2.885    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_11/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.955%)  route 0.201ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.807     2.580    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X146Y419       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y419       FDRE (Prop_fdre_C_Q)         0.118     2.698 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[3]/Q
                         net (fo=19, routed)          0.201     2.899    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[3]
    RAMB36_X9Y83         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_11/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.099     3.260    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    RAMB36_X9Y83         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_11/CLKBWRCLK
                         clock pessimism             -0.622     2.638    
    RAMB36_X9Y83         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.821    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_11
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/master_watchdog_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.330ns (70.016%)  route 0.141ns (29.984%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X200Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y447       FDRE (Prop_fdre_C_Q)         0.118     2.816 f  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]/Q
                         net (fo=2, routed)           0.141     2.956    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[11]
    SLICE_X200Y447       LUT1 (Prop_lut1_I0_O)        0.028     2.984 r  sfp_4_pcs_pma_inst/inst/master_watchdog[8]_i_2/O
                         net (fo=1, routed)           0.000     2.984    sfp_4_pcs_pma_inst/inst/master_watchdog[8]_i_2_n_0
    SLICE_X200Y447       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     3.061 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[8]_i_1_n_0
    SLICE_X200Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.088 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.088    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[12]_i_1_n_0
    SLICE_X200Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.115 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.116    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]_i_1_n_0
    SLICE_X200Y450       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.169 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.169    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]_i_1_n_5
    SLICE_X200Y450       FDSE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.293     3.455    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X200Y450       FDSE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[22]/C
                         clock pessimism             -0.457     2.998    
    SLICE_X200Y450       FDSE (Hold_fdse_C_D)         0.092     3.090    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.343%)  route 0.152ns (58.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.884     2.657    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    SLICE_X178Y431       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y431       FDRE (Prop_fdre_C_Q)         0.107     2.764 r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[8]/Q
                         net (fo=1, routed)           0.152     2.916    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg[8]
    RAMB36_X11Y86        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.176     3.337    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    RAMB36_X11Y86        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.622     2.715    
    RAMB36_X11Y86        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.119     2.834    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.107ns (44.482%)  route 0.134ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.882     2.655    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    SLICE_X174Y431       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y431       FDRE (Prop_fdre_C_Q)         0.107     2.762 r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[37]/Q
                         net (fo=1, routed)           0.134     2.895    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg[37]
    RAMB36_X11Y86        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.176     3.337    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    RAMB36_X11Y86        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.644     2.693    
    RAMB36_X11Y86        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.119     2.812    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y87   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y95   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y88   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y92    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y89   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y93    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y88    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -7.545ns,  Total Violation     -700.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.545ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.614ns  (logic 0.783ns (10.284%)  route 6.831ns (89.716%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.183 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.183    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.232 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.232    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    17.385 r  rx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           3.022    20.407    rx_timer_reg[20]_i_1_n_6
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[21]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.054    12.862    rx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -20.407    
  -------------------------------------------------------------------
                         slack                                 -7.545    

Slack (VIOLATED) :        -7.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.566ns  (logic 0.685ns (9.054%)  route 6.881ns (90.946%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    17.287 r  rx_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           3.072    20.359    rx_timer_reg[12]_i_1_n_6
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[13]/C
                         clock pessimism              0.000    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X158Y457       FDCE (Setup_fdce_C_D)       -0.067    12.848    rx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -20.359    
  -------------------------------------------------------------------
                         slack                                 -7.511    

Slack (VIOLATED) :        -7.483ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.553ns  (logic 0.786ns (10.406%)  route 6.767ns (89.594%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.183 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.183    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.232 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.232    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.281 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.281    rx_timer_reg[20]_i_1_n_0
    SLICE_X175Y485       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    17.388 r  rx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           2.958    20.346    rx_timer_reg[24]_i_1_n_5
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X158Y457       FDCE (Setup_fdce_C_D)       -0.052    12.863    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -20.346    
  -------------------------------------------------------------------
                         slack                                 -7.483    

Slack (VIOLATED) :        -7.418ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.474ns  (logic 0.832ns (11.132%)  route 6.642ns (88.868%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.183 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.183    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.232 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.232    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.281 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.281    rx_timer_reg[20]_i_1_n_0
    SLICE_X175Y485       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    17.434 r  rx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           2.833    20.267    rx_timer_reg[24]_i_1_n_6
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.067    12.849    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -20.267    
  -------------------------------------------------------------------
                         slack                                 -7.418    

Slack (VIOLATED) :        -7.381ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.434ns  (logic 0.783ns (10.532%)  route 6.651ns (89.468%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.183 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.183    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.232 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.232    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.281 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.281    rx_timer_reg[20]_i_1_n_0
    SLICE_X175Y485       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    17.385 r  rx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           2.843    20.227    rx_timer_reg[24]_i_1_n_7
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.070    12.846    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -20.227    
  -------------------------------------------------------------------
                         slack                                 -7.381    

Slack (VIOLATED) :        -7.344ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.414ns  (logic 0.688ns (9.280%)  route 6.726ns (90.720%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.183 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.183    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    17.290 r  rx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           2.917    20.207    rx_timer_reg[16]_i_1_n_5
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X158Y457       FDCE                                         r  rx_timer_reg[18]/C
                         clock pessimism              0.000    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X158Y457       FDCE (Setup_fdce_C_D)       -0.052    12.863    rx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -20.207    
  -------------------------------------------------------------------
                         slack                                 -7.344    

Slack (VIOLATED) :        -7.313ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.370ns  (logic 0.737ns (9.999%)  route 6.633ns (90.001%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    6.393ns = ( 12.793 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.923    12.793    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y481       FDRE (Prop_fdre_C_Q)         0.216    13.009 r  <hidden>
                         net (fo=22, routed)          1.967    14.976    sfp_1_rxc_int[7]
    SLICE_X174Y480       LUT4 (Prop_lut4_I2_O)        0.043    15.019 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.930    15.950    rx_active_prev_i_2_n_0
    SLICE_X174Y480       LUT5 (Prop_lut5_I4_O)        0.043    15.993 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          0.911    16.904    rx_active_now
    SLICE_X175Y481       LUT3 (Prop_lut3_I0_O)        0.043    16.947 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000    16.947    rx_timer[8]_i_2_n_0
    SLICE_X175Y481       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    17.134 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.134    rx_timer_reg[8]_i_1_n_0
    SLICE_X175Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.183 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.183    rx_timer_reg[12]_i_1_n_0
    SLICE_X175Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.232 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.232    rx_timer_reg[16]_i_1_n_0
    SLICE_X175Y484       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    17.339 r  rx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           2.824    20.163    rx_timer_reg[20]_i_1_n_5
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y455       FDCE                                         r  rx_timer_reg[22]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X158Y455       FDCE (Setup_fdce_C_D)       -0.066    12.850    rx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -20.163    
  -------------------------------------------------------------------
                         slack                                 -7.313    

Slack (VIOLATED) :        -7.307ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.324ns  (logic 0.523ns (7.140%)  route 6.801ns (92.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    6.406ns = ( 12.806 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.936    12.806    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y458       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y458       FDSE (Prop_fdse_C_Q)         0.232    13.038 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/Q
                         net (fo=3, routed)           1.768    14.806    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[7]
    SLICE_X184Y460       LUT4 (Prop_lut4_I2_O)        0.119    14.925 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.547    15.471    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y460       LUT5 (Prop_lut5_I4_O)        0.043    15.514 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.844    17.358    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X176Y465       LUT2 (Prop_lut2_I0_O)        0.043    17.401 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.436    17.837    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X174Y466       LUT6 (Prop_lut6_I5_O)        0.043    17.880 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.333    18.213    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X174Y466       LUT6 (Prop_lut6_I5_O)        0.043    18.256 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.874    20.130    core_inst_n_22
    SLICE_X175Y470       FDCE                                         r  tx_timer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X175Y470       FDCE                                         r  tx_timer_reg[24]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X175Y470       FDCE (Setup_fdce_C_CE)      -0.194    12.823    tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -20.130    
  -------------------------------------------------------------------
                         slack                                 -7.307    

Slack (VIOLATED) :        -7.307ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.324ns  (logic 0.523ns (7.140%)  route 6.801ns (92.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    6.406ns = ( 12.806 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.936    12.806    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y458       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y458       FDSE (Prop_fdse_C_Q)         0.232    13.038 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/Q
                         net (fo=3, routed)           1.768    14.806    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[7]
    SLICE_X184Y460       LUT4 (Prop_lut4_I2_O)        0.119    14.925 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.547    15.471    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y460       LUT5 (Prop_lut5_I4_O)        0.043    15.514 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.844    17.358    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X176Y465       LUT2 (Prop_lut2_I0_O)        0.043    17.401 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.436    17.837    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X174Y466       LUT6 (Prop_lut6_I5_O)        0.043    17.880 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.333    18.213    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X174Y466       LUT6 (Prop_lut6_I5_O)        0.043    18.256 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.874    20.130    core_inst_n_22
    SLICE_X175Y470       FDCE                                         r  tx_timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X175Y470       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X175Y470       FDCE (Setup_fdce_C_CE)      -0.194    12.823    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -20.130    
  -------------------------------------------------------------------
                         slack                                 -7.307    

Slack (VIOLATED) :        -7.307ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.324ns  (logic 0.523ns (7.140%)  route 6.801ns (92.860%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    6.406ns = ( 12.806 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.936    12.806    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y458       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y458       FDSE (Prop_fdse_C_Q)         0.232    13.038 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]/Q
                         net (fo=3, routed)           1.768    14.806    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[7]
    SLICE_X184Y460       LUT4 (Prop_lut4_I2_O)        0.119    14.925 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.547    15.471    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y460       LUT5 (Prop_lut5_I4_O)        0.043    15.514 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.844    17.358    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X176Y465       LUT2 (Prop_lut2_I0_O)        0.043    17.401 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.436    17.837    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X174Y466       LUT6 (Prop_lut6_I5_O)        0.043    17.880 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.333    18.213    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X174Y466       LUT6 (Prop_lut6_I5_O)        0.043    18.256 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.874    20.130    core_inst_n_22
    SLICE_X175Y470       FDCE                                         r  tx_timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X175Y470       FDCE                                         r  tx_timer_reg[26]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X175Y470       FDCE (Setup_fdce_C_CE)      -0.194    12.823    tx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -20.130    
  -------------------------------------------------------------------
                         slack                                 -7.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.223ns (9.098%)  route 2.228ns (90.902%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.407     5.118    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y464       LUT3 (Prop_lut3_I0_O)        0.028     5.146 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     5.146    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7_n_0
    SLICE_X175Y464       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.195 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.195    core_inst_n_32
    SLICE_X175Y464       FDCE                                         r  tx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.253     3.585    clk_125mhz_int
    SLICE_X175Y464       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000     3.585    
                         clock uncertainty            0.154     3.739    
    SLICE_X175Y464       FDCE (Hold_fdce_C_D)         0.071     3.810    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.229ns (9.302%)  route 2.233ns (90.698%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.412     5.123    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y465       LUT3 (Prop_lut3_I0_O)        0.028     5.151 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5/O
                         net (fo=1, routed)           0.000     5.151    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5_n_0
    SLICE_X175Y465       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     5.206 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.206    core_inst_n_39
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.252     3.584    clk_125mhz_int
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[4]/C
                         clock pessimism              0.000     3.584    
                         clock uncertainty            0.154     3.738    
    SLICE_X175Y465       FDCE (Hold_fdce_C_D)         0.071     3.809    tx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           5.206    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.223ns (9.050%)  route 2.241ns (90.950%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.420     5.131    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y469       LUT3 (Prop_lut3_I0_O)        0.028     5.159 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_4/O
                         net (fo=1, routed)           0.000     5.159    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_4_n_0
    SLICE_X175Y469       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.208 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.208    core_inst_n_54
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X175Y469       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.225ns (9.101%)  route 2.247ns (90.899%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.426     5.137    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y464       LUT3 (Prop_lut3_I0_O)        0.028     5.165 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8/O
                         net (fo=1, routed)           0.000     5.165    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8_n_0
    SLICE_X175Y464       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.216 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.216    core_inst_n_33
    SLICE_X175Y464       FDCE                                         r  tx_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.253     3.585    clk_125mhz_int
    SLICE_X175Y464       FDCE                                         r  tx_timer_reg[2]/C
                         clock pessimism              0.000     3.585    
                         clock uncertainty            0.154     3.739    
    SLICE_X175Y464       FDCE (Hold_fdce_C_D)         0.071     3.810    tx_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           5.216    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.229ns (9.247%)  route 2.248ns (90.753%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.427     5.137    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y467       LUT3 (Prop_lut3_I0_O)        0.028     5.165 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_5/O
                         net (fo=1, routed)           0.000     5.165    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_5_n_0
    SLICE_X175Y467       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     5.220 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.220    core_inst_n_47
    SLICE_X175Y467       FDCE                                         r  tx_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.250     3.582    clk_125mhz_int
    SLICE_X175Y467       FDCE                                         r  tx_timer_reg[12]/C
                         clock pessimism              0.000     3.582    
                         clock uncertainty            0.154     3.736    
    SLICE_X175Y467       FDCE (Hold_fdce_C_D)         0.071     3.807    tx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.807    
                         arrival time                           5.220    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.223ns (8.998%)  route 2.255ns (91.002%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.434     5.145    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y467       LUT3 (Prop_lut3_I0_O)        0.028     5.173 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_4/O
                         net (fo=1, routed)           0.000     5.173    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_4_n_0
    SLICE_X175Y467       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.222 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.222    core_inst_n_46
    SLICE_X175Y467       FDCE                                         r  tx_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.250     3.582    clk_125mhz_int
    SLICE_X175Y467       FDCE                                         r  tx_timer_reg[13]/C
                         clock pessimism              0.000     3.582    
                         clock uncertainty            0.154     3.736    
    SLICE_X175Y467       FDCE (Hold_fdce_C_D)         0.071     3.807    tx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.807    
                         arrival time                           5.222    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.223ns (8.981%)  route 2.260ns (91.019%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.439     5.150    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y465       LUT3 (Prop_lut3_I0_O)        0.028     5.178 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     5.178    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_2_n_0
    SLICE_X175Y465       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.227 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.227    core_inst_n_36
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.252     3.584    clk_125mhz_int
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[7]/C
                         clock pessimism              0.000     3.584    
                         clock uncertainty            0.154     3.738    
    SLICE_X175Y465       FDCE (Hold_fdce_C_D)         0.071     3.809    tx_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           5.227    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.225ns (9.054%)  route 2.260ns (90.946%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.439     5.150    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y465       LUT3 (Prop_lut3_I0_O)        0.028     5.178 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3/O
                         net (fo=1, routed)           0.000     5.178    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3_n_0
    SLICE_X175Y465       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.229 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.229    core_inst_n_37
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.252     3.584    clk_125mhz_int
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[6]/C
                         clock pessimism              0.000     3.584    
                         clock uncertainty            0.154     3.738    
    SLICE_X175Y465       FDCE (Hold_fdce_C_D)         0.071     3.809    tx_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.225ns (9.064%)  route 2.257ns (90.936%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.436     5.147    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y469       LUT3 (Prop_lut3_I0_O)        0.028     5.175 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_3/O
                         net (fo=1, routed)           0.000     5.175    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_3_n_0
    SLICE_X175Y469       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.226 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.226    core_inst_n_53
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X175Y469       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.226    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.256ns (10.286%)  route 2.233ns (89.714%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.971     2.744    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y459       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y459       FDSE (Prop_fdse_C_Q)         0.118     2.862 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.821     3.683    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X184Y460       LUT5 (Prop_lut5_I3_O)        0.028     3.711 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.412     5.123    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X175Y465       LUT3 (Prop_lut3_I0_O)        0.028     5.151 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5/O
                         net (fo=1, routed)           0.000     5.151    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5_n_0
    SLICE_X175Y465       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     5.233 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.233    core_inst_n_38
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.252     3.584    clk_125mhz_int
    SLICE_X175Y465       FDCE                                         r  tx_timer_reg[5]/C
                         clock pessimism              0.000     3.584    
                         clock uncertainty            0.154     3.738    
    SLICE_X175Y465       FDCE (Hold_fdce_C_D)         0.071     3.809    tx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  1.423    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.540ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.505ns  (logic 0.198ns (39.225%)  route 0.307ns (60.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y473                                    0.000     0.000 r  <hidden>
    SLICE_X197Y473       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.307     0.505    <hidden>
    SLICE_X200Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X200Y478       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y480                                    0.000     0.000 r  <hidden>
    SLICE_X204Y480       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.165     0.419    <hidden>
    SLICE_X205Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X205Y480       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.656ns  (logic 0.254ns (38.740%)  route 0.402ns (61.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y486                                    0.000     0.000 r  <hidden>
    SLICE_X180Y486       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.402     0.656    <hidden>
    SLICE_X182Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y485       FDRE (Setup_fdre_C_D)       -0.002     6.398    <hidden>
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.554ns  (logic 0.232ns (41.886%)  route 0.322ns (58.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484                                    0.000     0.000 r  <hidden>
    SLICE_X180Y484       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.322     0.554    <hidden>
    SLICE_X181Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X181Y484       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.592ns  (logic 0.254ns (42.931%)  route 0.338ns (57.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484                                    0.000     0.000 r  <hidden>
    SLICE_X180Y484       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.338     0.592    <hidden>
    SLICE_X181Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X181Y484       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.620ns  (logic 0.216ns (34.857%)  route 0.404ns (65.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y483                                    0.000     0.000 r  <hidden>
    SLICE_X181Y483       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.404     0.620    <hidden>
    SLICE_X180Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X180Y482       FDRE (Setup_fdre_C_D)        0.023     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.595ns  (logic 0.254ns (42.707%)  route 0.341ns (57.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484                                    0.000     0.000 r  <hidden>
    SLICE_X180Y484       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.341     0.595    <hidden>
    SLICE_X180Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X180Y482       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.532ns  (logic 0.216ns (40.573%)  route 0.316ns (59.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y483                                    0.000     0.000 r  <hidden>
    SLICE_X179Y483       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.316     0.532    <hidden>
    SLICE_X179Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X179Y485       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.507ns  (logic 0.254ns (50.106%)  route 0.253ns (49.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y485                                    0.000     0.000 r  <hidden>
    SLICE_X180Y485       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.253     0.507    <hidden>
    SLICE_X183Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y485       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.500ns  (logic 0.254ns (50.819%)  route 0.246ns (49.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y485                                    0.000     0.000 r  <hidden>
    SLICE_X180Y485       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.246     0.500    <hidden>
    SLICE_X183Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y485       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  5.889    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.629ns  (logic 0.216ns (34.334%)  route 0.413ns (65.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y470                                    0.000     0.000 r  <hidden>
    SLICE_X187Y470       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.413     0.629    <hidden>
    SLICE_X189Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X189Y471       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.547ns  (logic 0.198ns (36.201%)  route 0.349ns (63.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435                                    0.000     0.000 r  <hidden>
    SLICE_X209Y435       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.349     0.547    <hidden>
    SLICE_X213Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y437       FDRE (Setup_fdre_C_D)       -0.089     6.311    <hidden>
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.641ns  (logic 0.216ns (33.707%)  route 0.425ns (66.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488                                    0.000     0.000 r  <hidden>
    SLICE_X213Y488       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.425     0.641    <hidden>
    SLICE_X210Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X210Y487       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.521ns  (logic 0.198ns (37.980%)  route 0.323ns (62.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488                                    0.000     0.000 r  <hidden>
    SLICE_X213Y488       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.323     0.521    <hidden>
    SLICE_X214Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X214Y488       FDRE (Setup_fdre_C_D)       -0.087     6.313    <hidden>
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.597ns  (logic 0.254ns (42.554%)  route 0.343ns (57.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y470                                    0.000     0.000 r  <hidden>
    SLICE_X186Y470       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.343     0.597    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X191Y470       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.545ns  (logic 0.198ns (36.356%)  route 0.347ns (63.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y490                                    0.000     0.000 r  <hidden>
    SLICE_X213Y490       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.347     0.545    <hidden>
    SLICE_X208Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X208Y489       FDRE (Setup_fdre_C_D)       -0.056     6.344    <hidden>
  -------------------------------------------------------------------
                         required time                          6.344    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.527ns  (logic 0.198ns (37.555%)  route 0.329ns (62.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y457                                    0.000     0.000 r  <hidden>
    SLICE_X203Y457       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.329     0.527    <hidden>
    SLICE_X204Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X204Y459       FDRE (Setup_fdre_C_D)       -0.055     6.345    <hidden>
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.570ns  (logic 0.216ns (37.918%)  route 0.354ns (62.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y457                                    0.000     0.000 r  <hidden>
    SLICE_X203Y457       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.354     0.570    <hidden>
    SLICE_X203Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X203Y459       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.563ns  (logic 0.216ns (38.397%)  route 0.347ns (61.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435                                    0.000     0.000 r  <hidden>
    SLICE_X209Y435       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.347     0.563    <hidden>
    SLICE_X210Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X210Y436       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.485ns  (logic 0.216ns (44.555%)  route 0.269ns (55.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435                                    0.000     0.000 r  <hidden>
    SLICE_X209Y435       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.269     0.485    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X209Y436       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  5.905    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.533ns  (logic 0.216ns (40.511%)  route 0.317ns (59.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y476                                    0.000     0.000 r  <hidden>
    SLICE_X215Y476       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.317     0.533    <hidden>
    SLICE_X214Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y476       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.448ns  (logic 0.198ns (44.208%)  route 0.250ns (55.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y486                                    0.000     0.000 r  <hidden>
    SLICE_X207Y486       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.250     0.448    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X207Y487       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  2.565    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.478ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.534ns  (logic 0.198ns (37.104%)  route 0.336ns (62.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y463                                    0.000     0.000 r  <hidden>
    SLICE_X205Y463       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.336     0.534    <hidden>
    SLICE_X202Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y466       FDRE (Setup_fdre_C_D)       -0.088     3.012    <hidden>
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.477ns  (logic 0.216ns (45.270%)  route 0.261ns (54.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y469                                    0.000     0.000 r  <hidden>
    SLICE_X205Y469       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.261     0.477    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X205Y468       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  2.612    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.695ns  (logic 0.198ns (28.474%)  route 0.497ns (71.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y443                                    0.000     0.000 r  <hidden>
    SLICE_X202Y443       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.497     0.695    <hidden>
    SLICE_X202Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y451       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.466ns  (logic 0.216ns (46.345%)  route 0.250ns (53.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y455                                    0.000     0.000 r  <hidden>
    SLICE_X202Y455       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.250     0.466    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X201Y455       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  2.623    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.687ns  (logic 0.216ns (31.448%)  route 0.471ns (68.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482                                    0.000     0.000 r  <hidden>
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.471     0.687    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X181Y485       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.532ns  (logic 0.198ns (37.199%)  route 0.334ns (62.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y482                                    0.000     0.000 r  <hidden>
    SLICE_X179Y482       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.334     0.532    <hidden>
    SLICE_X181Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X181Y486       FDRE (Setup_fdre_C_D)       -0.088     3.012    <hidden>
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.601ns  (logic 0.216ns (35.964%)  route 0.385ns (64.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482                                    0.000     0.000 r  <hidden>
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.385     0.601    <hidden>
    SLICE_X181Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X181Y486       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.509ns  (logic 0.216ns (42.470%)  route 0.293ns (57.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482                                    0.000     0.000 r  <hidden>
    SLICE_X181Y482       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.293     0.509    <hidden>
    SLICE_X182Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X182Y483       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.481ns  (logic 0.216ns (44.897%)  route 0.265ns (55.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482                                    0.000     0.000 r  <hidden>
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.265     0.481    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X181Y485       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  2.608    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.397ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.616ns  (logic 0.198ns (32.139%)  route 0.418ns (67.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y456                                    0.000     0.000 r  <hidden>
    SLICE_X203Y456       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.418     0.616    <hidden>
    SLICE_X202Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y456       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.579ns  (logic 0.232ns (40.079%)  route 0.347ns (59.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y488                                    0.000     0.000 r  <hidden>
    SLICE_X212Y488       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.347     0.579    <hidden>
    SLICE_X212Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X212Y487       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.516ns  (logic 0.232ns (44.930%)  route 0.284ns (55.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y488                                    0.000     0.000 r  <hidden>
    SLICE_X212Y488       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.284     0.516    <hidden>
    SLICE_X209Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X209Y488       FDRE (Setup_fdre_C_D)       -0.093     3.007    <hidden>
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.519ns  (logic 0.198ns (38.158%)  route 0.321ns (61.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y489                                    0.000     0.000 r  <hidden>
    SLICE_X213Y489       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.321     0.519    <hidden>
    SLICE_X214Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y489       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.795%)  route 0.326ns (56.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y471                                    0.000     0.000 r  <hidden>
    SLICE_X190Y471       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.326     0.580    <hidden>
    SLICE_X187Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X187Y471       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.579ns  (logic 0.254ns (43.869%)  route 0.325ns (56.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y437                                    0.000     0.000 r  <hidden>
    SLICE_X212Y437       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.325     0.579    <hidden>
    SLICE_X209Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X209Y437       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.490ns  (logic 0.232ns (47.329%)  route 0.258ns (52.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y488                                    0.000     0.000 r  <hidden>
    SLICE_X212Y488       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.258     0.490    <hidden>
    SLICE_X209Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X209Y488       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.553ns  (logic 0.216ns (39.087%)  route 0.337ns (60.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y471                                    0.000     0.000 r  <hidden>
    SLICE_X191Y471       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.337     0.553    <hidden>
    SLICE_X187Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X187Y471       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (48.051%)  route 0.275ns (51.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y435                                    0.000     0.000 r  <hidden>
    SLICE_X208Y435       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.275     0.529    <hidden>
    SLICE_X207Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X207Y435       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.528ns  (logic 0.254ns (48.086%)  route 0.274ns (51.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y471                                    0.000     0.000 r  <hidden>
    SLICE_X190Y471       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.274     0.528    <hidden>
    SLICE_X185Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y471       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  2.561    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -4.474ns,  Total Violation     -356.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.474ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_blink_enable_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.232ns  (logic 0.254ns (4.855%)  route 4.978ns (95.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 13.173 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.978    17.314    sfp_reset_in
    SLICE_X174Y482       FDCE                                         f  rx_blink_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.503    13.173    clk_125mhz_int
    SLICE_X174Y482       FDCE                                         r  rx_blink_enable_reg/C
                         clock pessimism              0.000    13.173    
                         clock uncertainty           -0.154    13.019    
    SLICE_X174Y482       FDCE (Recov_fdce_C_CLR)     -0.179    12.840    rx_blink_enable_reg
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -17.314    
  -------------------------------------------------------------------
                         slack                                 -4.474    

Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        4.750ns  (logic 0.254ns (5.348%)  route 4.496ns (94.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.743 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.496    16.833    sfp_reset_in
    SLICE_X115Y317       FDCE                                         f  blink_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073    12.743    clk_125mhz_int
    SLICE_X115Y317       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.000    12.743    
                         clock uncertainty           -0.154    12.589    
    SLICE_X115Y317       FDCE (Recov_fdce_C_CLR)     -0.206    12.383    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.424ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_active_prev_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.214ns  (logic 0.254ns (4.872%)  route 4.960ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.960    17.297    sfp_reset_in
    SLICE_X174Y481       FDCE                                         f  rx_active_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X174Y481       FDCE                                         r  rx_active_prev_reg/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X174Y481       FDCE (Recov_fdce_C_CLR)     -0.145    12.873    rx_active_prev_reg
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -17.297    
  -------------------------------------------------------------------
                         slack                                 -4.424    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[10]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.153ns  (logic 0.254ns (4.929%)  route 4.899ns (95.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 13.174 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.899    17.236    sfp_reset_in
    SLICE_X175Y466       FDCE                                         f  tx_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.504    13.174    clk_125mhz_int
    SLICE_X175Y466       FDCE                                         r  tx_timer_reg[10]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.154    13.020    
    SLICE_X175Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.814    tx_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[11]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.153ns  (logic 0.254ns (4.929%)  route 4.899ns (95.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 13.174 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.899    17.236    sfp_reset_in
    SLICE_X175Y466       FDCE                                         f  tx_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.504    13.174    clk_125mhz_int
    SLICE_X175Y466       FDCE                                         r  tx_timer_reg[11]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.154    13.020    
    SLICE_X175Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.814    tx_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[8]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.153ns  (logic 0.254ns (4.929%)  route 4.899ns (95.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 13.174 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.899    17.236    sfp_reset_in
    SLICE_X175Y466       FDCE                                         f  tx_timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.504    13.174    clk_125mhz_int
    SLICE_X175Y466       FDCE                                         r  tx_timer_reg[8]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.154    13.020    
    SLICE_X175Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.814    tx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[9]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.153ns  (logic 0.254ns (4.929%)  route 4.899ns (95.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 13.174 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.899    17.236    sfp_reset_in
    SLICE_X175Y466       FDCE                                         f  tx_timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.504    13.174    clk_125mhz_int
    SLICE_X175Y466       FDCE                                         r  tx_timer_reg[9]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.154    13.020    
    SLICE_X175Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.814    tx_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.129ns  (logic 0.254ns (4.953%)  route 4.875ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.875    17.211    sfp_reset_in
    SLICE_X175Y469       FDCE                                         f  tx_timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X175Y469       FDCE (Recov_fdce_C_CLR)     -0.206    12.812    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.129ns  (logic 0.254ns (4.953%)  route 4.875ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.875    17.211    sfp_reset_in
    SLICE_X175Y469       FDCE                                         f  tx_timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X175Y469       FDCE (Recov_fdce_C_CLR)     -0.206    12.812    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.129ns  (logic 0.254ns (4.953%)  route 4.875ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.683ns = ( 12.083 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213    12.083    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.337 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.875    17.211    sfp_reset_in
    SLICE_X175Y469       FDCE                                         f  tx_timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X175Y469       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X175Y469       FDCE (Recov_fdce_C_CLR)     -0.206    12.812    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 -4.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.118ns (4.639%)  route 2.426ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.426     4.903    sfp_reset_in
    SLICE_X133Y407       FDCE                                         f  blink_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X133Y407       FDCE                                         r  blink_cnt_reg[3]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X133Y407       FDCE (Remov_fdce_C_CLR)     -0.069     3.487    blink_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           4.903    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.118ns (4.526%)  route 2.489ns (95.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.489     4.967    sfp_reset_in
    SLICE_X134Y407       FDCE                                         f  blink_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073     3.405    clk_125mhz_int
    SLICE_X134Y407       FDCE                                         r  blink_cnt_reg[6]/C
                         clock pessimism              0.000     3.405    
                         clock uncertainty            0.154     3.559    
    SLICE_X134Y407       FDCE (Remov_fdce_C_CLR)     -0.050     3.509    blink_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.118ns (4.522%)  route 2.491ns (95.478%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.491     4.969    sfp_reset_in
    SLICE_X132Y403       FDCE                                         f  blink_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071     3.403    clk_125mhz_int
    SLICE_X132Y403       FDCE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.000     3.403    
                         clock uncertainty            0.154     3.557    
    SLICE_X132Y403       FDCE (Remov_fdce_C_CLR)     -0.050     3.507    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           4.969    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.118ns (4.501%)  route 2.504ns (95.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.504     4.981    sfp_reset_in
    SLICE_X134Y409       FDCE                                         f  blink_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073     3.405    clk_125mhz_int
    SLICE_X134Y409       FDCE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.000     3.405    
                         clock uncertainty            0.154     3.559    
    SLICE_X134Y409       FDCE (Remov_fdce_C_CLR)     -0.050     3.509    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.118ns (4.503%)  route 2.503ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.503     4.981    sfp_reset_in
    SLICE_X130Y401       FDCE                                         f  blink_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X130Y401       FDCE                                         r  blink_cnt_reg[11]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X130Y401       FDCE (Remov_fdce_C_CLR)     -0.050     3.506    blink_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[8]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.118ns (4.307%)  route 2.622ns (95.693%))
  Logic Levels:           0  
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.622     5.099    sfp_reset_in
    SLICE_X154Y456       FDCE                                         f  rx_timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.184     3.516    clk_125mhz_int
    SLICE_X154Y456       FDCE                                         r  rx_timer_reg[8]/C
                         clock pessimism              0.000     3.516    
                         clock uncertainty            0.154     3.670    
    SLICE_X154Y456       FDCE (Remov_fdce_C_CLR)     -0.050     3.620    rx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           5.099    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.118ns (4.488%)  route 2.511ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.511     4.989    sfp_reset_in
    SLICE_X132Y407       FDCE                                         f  blink_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X132Y407       FDCE                                         r  blink_cnt_reg[0]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X132Y407       FDCE (Remov_fdce_C_CLR)     -0.050     3.506    blink_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           4.989    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.118ns (4.488%)  route 2.511ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.511     4.989    sfp_reset_in
    SLICE_X132Y407       FDCE                                         f  blink_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X132Y407       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X132Y407       FDCE (Remov_fdce_C_CLR)     -0.050     3.506    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           4.989    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.118ns (4.488%)  route 2.511ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.511     4.989    sfp_reset_in
    SLICE_X132Y407       FDCE                                         f  blink_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X132Y407       FDCE                                         r  blink_cnt_reg[19]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X132Y407       FDCE (Remov_fdce_C_CLR)     -0.050     3.506    blink_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           4.989    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.118ns (4.488%)  route 2.511ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.511     4.989    sfp_reset_in
    SLICE_X132Y407       FDCE                                         f  blink_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070     3.402    clk_125mhz_int
    SLICE_X132Y407       FDCE                                         r  blink_cnt_reg[1]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.154     3.556    
    SLICE_X132Y407       FDCE (Remov_fdce_C_CLR)     -0.050     3.506    blink_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           4.989    
  -------------------------------------------------------------------
                         slack                                  1.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.216ns (38.783%)  route 0.341ns (61.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 6.968 - 3.103 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.937     4.495    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X189Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y493       FDRE (Prop_fdre_C_Q)         0.216     4.711 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.341     5.052    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X189Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     6.968    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X189Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.608     7.576    
                         clock uncertainty           -0.035     7.541    
    SLICE_X189Y494       FDCE (Recov_fdce_C_CLR)     -0.206     7.335    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  2.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.322%)  route 0.161ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.973     2.501    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X189Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y493       FDRE (Prop_fdre_C_Q)         0.100     2.601 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.161     2.762    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X189Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.262     2.891    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X189Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.376     2.515    
    SLICE_X189Y494       FDCE (Remov_fdce_C_CLR)     -0.069     2.446    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.216ns (8.848%)  route 2.225ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 11.296 - 6.400 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.972     6.442    sync_reset_156mhz_inst/coreclk_out
    SLICE_X197Y472       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y472       FDPE (Prop_fdpe_C_Q)         0.216     6.658 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=822, routed)         2.225     8.883    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y468       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.460    11.296    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y468       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.703    
                         clock uncertainty           -0.035    12.667    
    SLICE_X171Y468       FDPE (Recov_fdpe_C_PRE)     -0.171    12.496    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  3.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.643%)  route 1.405ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.991     2.764    sync_reset_156mhz_inst/coreclk_out
    SLICE_X197Y472       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y472       FDPE (Prop_fdpe_C_Q)         0.100     2.864 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=822, routed)         1.405     4.269    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y468       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.223     3.385    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y468       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.743    
    SLICE_X171Y468       FDPE (Remov_fdpe_C_PRE)     -0.072     2.671    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  1.598    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 2.122ns (33.832%)  route 4.151ns (66.168%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.215     5.225    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.479 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.151     9.630    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    11.498 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.498    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.326ns  (logic 2.177ns (50.313%)  route 2.150ns (49.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.924     5.934    clk_125mhz_int
    SLICE_X174Y482       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y482       FDCE (Prop_fdce_C_Q)         0.232     6.166 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.606     6.772    rx_blink_enable
    SLICE_X178Y473       LUT3 (Prop_lut3_I0_O)        0.119     6.891 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.544     8.435    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.261 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.261    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 2.244ns (51.957%)  route 2.075ns (48.043%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.923     5.933    clk_125mhz_int
    SLICE_X174Y468       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y468       FDCE (Prop_fdce_C_Q)         0.254     6.187 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.666     6.853    tx_blink_enable
    SLICE_X178Y473       LUT3 (Prop_lut3_I1_O)        0.048     6.901 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.410     8.311    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    10.253 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.253    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.424ns  (logic 2.238ns (50.592%)  route 2.186ns (49.408%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.215     5.225    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.479 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.186     7.665    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.649 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.649    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 2.012ns (63.690%)  route 1.147ns (36.310%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.517     5.527    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y109        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDSE (Prop_fdse_C_Q)         0.254     5.781 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.147     6.928    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     8.687 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.687    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 1.971ns (63.266%)  route 1.145ns (36.734%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.516     5.526    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y110        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDSE (Prop_fdse_C_Q)         0.216     5.742 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.145     6.887    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.642 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.642    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 0.442ns (38.754%)  route 0.699ns (61.246%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y110        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDSE (Prop_fdse_C_Q)         0.100     2.930 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.699     3.629    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.971 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.971    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.460ns (39.986%)  route 0.690ns (60.014%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.711     2.831    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y109        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDSE (Prop_fdse_C_Q)         0.118     2.949 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           0.690     3.640    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.982 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.982    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.292ns (60.605%)  route 0.840ns (39.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.959     3.079    clk_125mhz_int
    SLICE_X178Y473       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y473       FDCE (Prop_fdce_C_Q)         0.118     3.197 r  blink_5hz_reg/Q
                         net (fo=3, routed)           0.147     3.344    blink_5hz
    SLICE_X178Y473       LUT3 (Prop_lut3_I1_O)        0.028     3.372 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.693     4.065    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.211 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.211    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.365ns (63.646%)  route 0.779ns (36.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.959     3.079    clk_125mhz_int
    SLICE_X178Y473       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y473       FDCE (Prop_fdce_C_Q)         0.118     3.197 r  blink_5hz_reg/Q
                         net (fo=3, routed)           0.147     3.344    blink_5hz
    SLICE_X178Y473       LUT3 (Prop_lut3_I0_O)        0.030     3.374 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.633     4.007    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.223 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.223    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.421ns (55.599%)  route 1.135ns (44.401%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.135     3.962    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     5.265 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     5.265    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.288ns (38.791%)  route 2.032ns (61.209%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.032     4.859    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.029 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.029    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 2.166ns (27.664%)  route 5.663ns (72.336%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.984     6.454    <hidden>
    SLICE_X198Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y463       FDRE (Prop_fdre_C_Q)         0.216     6.670 r  <hidden>
                         net (fo=1, routed)           5.663    12.333    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.283 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.283    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 2.139ns (29.265%)  route 5.171ns (70.735%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.990     6.460    <hidden>
    SLICE_X207Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y486       FDRE (Prop_fdre_C_Q)         0.216     6.676 r  <hidden>
                         net (fo=1, routed)           5.171    11.847    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    13.770 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.770    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 2.156ns (28.712%)  route 5.352ns (71.288%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.659     6.129    core_inst/coreclk_out
    SLICE_X151Y412       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y412       FDRE (Prop_fdre_C_Q)         0.216     6.345 r  core_inst/rx_loopb_reg/Q
                         net (fo=175, routed)         5.352    11.697    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.940    13.637 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.637    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 2.178ns (32.118%)  route 4.603ns (67.882%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.832     6.302    <hidden>
    SLICE_X201Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y442       FDRE (Prop_fdre_C_Q)         0.216     6.518 r  <hidden>
                         net (fo=1, routed)           4.603    11.121    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    13.082 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.082    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 2.157ns (34.447%)  route 4.104ns (65.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.660     6.130    core_inst/coreclk_out
    SLICE_X151Y410       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y410       FDRE (Prop_fdre_C_Q)         0.216     6.346 r  core_inst/rx_trigger_reg/Q
                         net (fo=12, routed)          4.104    10.450    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    12.391 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.391    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.047ns  (logic 2.085ns (51.515%)  route 1.962ns (48.485%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.920     6.390    <hidden>
    SLICE_X189Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y473       FDRE (Prop_fdre_C_Q)         0.216     6.606 r  <hidden>
                         net (fo=2, routed)           0.418     7.024    sfp_1_status_vector[256]
    SLICE_X178Y473       LUT3 (Prop_lut3_I2_O)        0.043     7.067 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.544     8.611    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.437 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.437    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.037ns  (logic 2.209ns (54.729%)  route 1.828ns (45.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.920     6.390    <hidden>
    SLICE_X189Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y473       FDRE (Prop_fdre_C_Q)         0.216     6.606 r  <hidden>
                         net (fo=2, routed)           0.418     7.024    sfp_1_status_vector[256]
    SLICE_X178Y473       LUT3 (Prop_lut3_I2_O)        0.051     7.075 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.410     8.485    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    10.427 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.427    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.274ns (58.146%)  route 0.917ns (41.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.961     2.734    <hidden>
    SLICE_X189Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y473       FDRE (Prop_fdre_C_Q)         0.100     2.834 r  <hidden>
                         net (fo=2, routed)           0.224     3.058    sfp_1_status_vector[256]
    SLICE_X178Y473       LUT3 (Prop_lut3_I2_O)        0.028     3.086 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.693     3.779    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     4.925 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.925    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.349ns (61.154%)  route 0.857ns (38.846%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.961     2.734    <hidden>
    SLICE_X189Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y473       FDRE (Prop_fdre_C_Q)         0.100     2.834 r  <hidden>
                         net (fo=2, routed)           0.224     3.058    sfp_1_status_vector[256]
    SLICE_X178Y473       LUT3 (Prop_lut3_I2_O)        0.032     3.090 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.633     3.723    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     4.939 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.939    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.369ns  (logic 1.360ns (40.365%)  route 2.009ns (59.635%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.814     2.587    core_inst/coreclk_out
    SLICE_X151Y410       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y410       FDRE (Prop_fdre_C_Q)         0.100     2.687 r  core_inst/rx_trigger_reg/Q
                         net (fo=12, routed)          2.009     4.696    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     5.956 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.956    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.743ns  (logic 1.381ns (36.895%)  route 2.362ns (63.105%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.923     2.696    <hidden>
    SLICE_X201Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y442       FDRE (Prop_fdre_C_Q)         0.100     2.796 r  <hidden>
                         net (fo=1, routed)           2.362     5.158    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.438 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.438    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.044ns  (logic 1.359ns (33.610%)  route 2.684ns (66.390%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.813     2.586    core_inst/coreclk_out
    SLICE_X151Y412       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y412       FDRE (Prop_fdre_C_Q)         0.100     2.686 r  core_inst/rx_loopb_reg/Q
                         net (fo=175, routed)         2.684     5.370    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.259     6.629 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.629    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.009ns  (logic 1.343ns (33.496%)  route 2.666ns (66.504%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    <hidden>
    SLICE_X207Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y486       FDRE (Prop_fdre_C_Q)         0.100     2.877 r  <hidden>
                         net (fo=1, routed)           2.666     5.543    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     6.786 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.786    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.301ns  (logic 1.369ns (31.827%)  route 2.932ns (68.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    <hidden>
    SLICE_X198Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 r  <hidden>
                         net (fo=1, routed)           2.932     5.805    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.074 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.074    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.399%)  route 0.649ns (55.601%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.649     1.167    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.521ns (47.568%)  route 0.574ns (52.432%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.574     1.096    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.061ns (16.330%)  route 0.310ns (83.670%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.310     0.371    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.058ns (14.117%)  route 0.351ns (85.883%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.351     0.409    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X52Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.043ns (2.224%)  route 1.890ns (97.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.281     1.933    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.043ns (2.224%)  route 1.890ns (97.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.281     1.933    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.043ns (2.224%)  route 1.890ns (97.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.281     1.933    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.043ns (2.224%)  route 1.890ns (97.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.281     1.933    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.043ns (2.224%)  route 1.890ns (97.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.281     1.933    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.028ns (2.646%)  route 1.030ns (97.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.893     0.893    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.921 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.137     1.058    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.028ns (2.646%)  route 1.030ns (97.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.893     0.893    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.921 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.137     1.058    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.028ns (2.646%)  route 1.030ns (97.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.893     0.893    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.921 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.137     1.058    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.028ns (2.646%)  route 1.030ns (97.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.893     0.893    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.921 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.137     1.058    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.028ns (2.646%)  route 1.030ns (97.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.893     0.893    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.028     0.921 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.137     1.058    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X197Y490       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X197Y490       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.351ns  (logic 1.044ns (44.410%)  route 1.307ns (55.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.899     4.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X210Y490       LUT2 (Prop_lut2_I0_O)        0.043     4.250 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.408     4.659    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     1.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.351ns  (logic 1.044ns (44.410%)  route 1.307ns (55.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.899     4.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X210Y490       LUT2 (Prop_lut2_I0_O)        0.043     4.250 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.408     4.659    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     1.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.938ns  (logic 0.254ns (27.087%)  route 0.684ns (72.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.792     2.144    <hidden>
    SLICE_X200Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y487       FDRE (Prop_fdre_C_Q)         0.254     2.398 r  <hidden>
                         net (fo=147, routed)         0.684     3.082    <hidden>
    SLICE_X201Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     1.935    <hidden>
    SLICE_X201Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.216ns (33.252%)  route 0.434ns (66.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.796     2.148    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y490       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.434     2.798    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     1.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.472ns  (logic 0.216ns (45.751%)  route 0.256ns (54.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.794     2.146    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y490       FDRE (Prop_fdre_C_Q)         0.216     2.362 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.256     2.618    <hidden>
    SLICE_X200Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    <hidden>
    SLICE_X200Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.449ns  (logic 0.198ns (44.075%)  route 0.251ns (55.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.796     2.148    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y490       FDRE (Prop_fdre_C_Q)         0.198     2.346 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.251     2.597    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X201Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     1.942    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.583%)  route 0.133ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.446     0.984    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y490       FDRE (Prop_fdre_C_Q)         0.091     1.075 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.133     1.208    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X201Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.532%)  route 0.135ns (57.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.446     0.984    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y490       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.135     1.219    <hidden>
    SLICE_X200Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.598     1.236    <hidden>
    SLICE_X200Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.157%)  route 0.232ns (69.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.446     0.984    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y490       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.232     1.316    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.118ns (23.949%)  route 0.375ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.444     0.982    <hidden>
    SLICE_X200Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y487       FDRE (Prop_fdre_C_Q)         0.118     1.100 r  <hidden>
                         net (fo=147, routed)         0.375     1.475    <hidden>
    SLICE_X201Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.591     1.229    <hidden>
    SLICE_X201Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.146ns (23.773%)  route 0.468ns (76.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.450     0.988    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y490       FDRE (Prop_fdre_C_Q)         0.118     1.106 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.231     1.337    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X210Y490       LUT2 (Prop_lut2_I1_O)        0.028     1.365 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.237     1.602    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.146ns (23.773%)  route 0.468ns (76.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.450     0.988    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y490       FDRE (Prop_fdre_C_Q)         0.118     1.106 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.231     1.337    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X210Y490       LUT2 (Prop_lut2_I1_O)        0.028     1.365 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.237     1.602    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X203Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.254ns (3.249%)  route 7.563ns (96.751%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.563    13.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X201Y487       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y487       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.254ns (3.249%)  route 7.563ns (96.751%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.563    13.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X201Y487       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y487       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.254ns (3.249%)  route 7.563ns (96.751%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.563    13.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X201Y487       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y487       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.254ns (3.249%)  route 7.563ns (96.751%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.563    13.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X201Y487       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y487       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.254ns (3.249%)  route 7.563ns (96.751%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.563    13.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X201Y487       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.742     1.941    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y487       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.254ns (25.017%)  route 0.761ns (74.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.761     7.470    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.254ns (25.017%)  route 0.761ns (74.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.761     7.470    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.254ns (25.017%)  route 0.761ns (74.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.761     7.470    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.254ns (25.017%)  route 0.761ns (74.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.761     7.470    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.254ns (25.017%)  route 0.761ns (74.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.761     7.470    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.688%)  route 0.089ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.966     2.739    <hidden>
    SLICE_X179Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y483       FDRE (Prop_fdre_C_Q)         0.091     2.830 r  <hidden>
                         net (fo=1, routed)           0.089     2.918    <hidden>
    SLICE_X179Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     1.202    <hidden>
    SLICE_X179Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.996     2.769    <hidden>
    SLICE_X204Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y480       FDRE (Prop_fdre_C_Q)         0.118     2.887 r  <hidden>
                         net (fo=1, routed)           0.088     2.975    <hidden>
    SLICE_X205Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.593     1.231    <hidden>
    SLICE_X205Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.557%)  route 0.130ns (52.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.967     2.740    <hidden>
    SLICE_X178Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y484       FDRE (Prop_fdre_C_Q)         0.118     2.858 r  <hidden>
                         net (fo=1, routed)           0.130     2.988    <hidden>
    SLICE_X178Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X178Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.426%)  route 0.131ns (52.574%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.967     2.740    <hidden>
    SLICE_X180Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y485       FDRE (Prop_fdre_C_Q)         0.118     2.858 r  <hidden>
                         net (fo=1, routed)           0.131     2.989    <hidden>
    SLICE_X183Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.566     1.204    <hidden>
    SLICE_X183Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.027%)  route 0.133ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.967     2.740    <hidden>
    SLICE_X180Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y485       FDRE (Prop_fdre_C_Q)         0.118     2.858 r  <hidden>
                         net (fo=1, routed)           0.133     2.991    <hidden>
    SLICE_X183Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.566     1.204    <hidden>
    SLICE_X183Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.683%)  route 0.165ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.966     2.739    <hidden>
    SLICE_X179Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y483       FDRE (Prop_fdre_C_Q)         0.100     2.839 r  <hidden>
                         net (fo=1, routed)           0.165     3.004    <hidden>
    SLICE_X179Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X179Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.107ns (39.647%)  route 0.163ns (60.353%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.967     2.740    <hidden>
    SLICE_X180Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484       FDRE (Prop_fdre_C_Q)         0.107     2.847 r  <hidden>
                         net (fo=1, routed)           0.163     3.010    <hidden>
    SLICE_X181Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     1.202    <hidden>
    SLICE_X181Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.865%)  route 0.129ns (52.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.118     2.891 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/Q
                         net (fo=6, routed)           0.129     3.019    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X192Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.599     1.237    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X192Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.865%)  route 0.129ns (52.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.118     2.891 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/Q
                         net (fo=6, routed)           0.129     3.019    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X192Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.599     1.237    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X192Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.865%)  route 0.129ns (52.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y493       FDRE (Prop_fdre_C_Q)         0.118     2.891 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_reg/Q
                         net (fo=6, routed)           0.129     3.019    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X192Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.599     1.237    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X192Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.043ns (1.852%)  route 2.278ns (98.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.669     2.321    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y491       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y491       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.043ns (1.852%)  route 2.278ns (98.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.669     2.321    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y491       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y491       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.043ns (1.852%)  route 2.278ns (98.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.669     2.321    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y491       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y491       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.043ns (1.852%)  route 2.278ns (98.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.669     2.321    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y491       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y491       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.043ns (1.852%)  route 2.278ns (98.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.669     2.321    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y491       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y491       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 0.043ns (1.925%)  route 2.191ns (98.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.582     2.234    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 0.043ns (1.925%)  route 2.191ns (98.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.582     2.234    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 0.043ns (1.925%)  route 2.191ns (98.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.582     2.234    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 0.043ns (1.925%)  route 2.191ns (98.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.582     2.234    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 0.043ns (1.925%)  route 2.191ns (98.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.582     2.234    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X188Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.593%)  route 0.751ns (96.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.138     0.779    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X201Y468       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X201Y468       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.593%)  route 0.751ns (96.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.138     0.779    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X201Y468       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X201Y468       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.593%)  route 0.751ns (96.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.138     0.779    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X201Y468       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X201Y468       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.593%)  route 0.751ns (96.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.138     0.779    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X201Y468       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X201Y468       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.593%)  route 0.751ns (96.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.138     0.779    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X201Y468       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X201Y468       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.266ns  (logic 1.022ns (45.109%)  route 1.244ns (54.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.244     6.930    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X186Y491       LUT2 (Prop_lut2_I0_O)        0.043     6.973 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.973    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.064ns  (logic 1.022ns (49.517%)  route 1.042ns (50.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.042     6.728    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X205Y448       LUT2 (Prop_lut2_I0_O)        0.043     6.771 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.771    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.485     3.835    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 1.022ns (51.927%)  route 0.946ns (48.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.946     6.623    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X198Y471       LUT2 (Prop_lut2_I0_O)        0.043     6.666 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.666    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X198Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.554     3.904    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X198Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 1.022ns (56.493%)  route 0.787ns (43.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.787     6.464    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X199Y484       LUT2 (Prop_lut2_I0_O)        0.043     6.507 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.507    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.560     3.910    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.492ns  (logic 0.216ns (43.946%)  route 0.276ns (56.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.974     4.532    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X198Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y471       FDRE (Prop_fdre_C_Q)         0.216     4.748 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.276     5.024    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.554     3.904    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.216ns (40.714%)  route 0.315ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.835     4.393    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y448       FDRE (Prop_fdre_C_Q)         0.216     4.609 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.315     4.924    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X202Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.483     3.833    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.981     4.539    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y484       FDRE (Prop_fdre_C_Q)         0.216     4.755 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.855    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.560     3.910    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.935     4.493    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y491       FDRE (Prop_fdre_C_Q)         0.254     4.747 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.847    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.512     3.862    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.157ns (75.553%)  route 0.051ns (24.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.925     2.453    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y448       FDRE (Prop_fdre_C_Q)         0.091     2.544 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.051     2.595    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X205Y448       LUT2 (Prop_lut2_I1_O)        0.066     2.661 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.661    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y491       FDRE (Prop_fdre_C_Q)         0.118     2.618 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.673    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.260     2.889    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y484       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.683    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.286     2.915    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.695%)  route 0.058ns (31.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.994     2.522    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y471       FDRE (Prop_fdre_C_Q)         0.100     2.622 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.058     2.680    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X198Y471       LUT2 (Prop_lut2_I1_O)        0.028     2.708 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.708    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X198Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X198Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.091%)  route 0.163ns (61.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.925     2.453    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X205Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y448       FDRE (Prop_fdre_C_Q)         0.100     2.553 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.163     2.716    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X202Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.192     2.821    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.567%)  route 0.147ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.994     2.522    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X198Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y471       FDRE (Prop_fdre_C_Q)         0.100     2.622 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.147     2.769    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y491       FDRE (Prop_fdre_C_Q)         0.118     2.618 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.804    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X186Y491       LUT2 (Prop_lut2_I1_O)        0.028     2.832 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.832    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.260     2.889    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.344%)  route 0.182ns (58.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y484       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.182     2.810    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X199Y484       LUT2 (Prop_lut2_I1_O)        0.028     2.838 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.838    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.286     2.915    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.216ns (11.940%)  route 1.593ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X187Y483       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y483       FDRE (Prop_fdre_C_Q)         0.216     6.614 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.593     8.207    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X186Y473       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X186Y473       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.669ns (58.402%)  route 0.477ns (41.598%))
  Logic Levels:           0  
  Clock Path Skew:        -2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.974     6.444    <hidden>
    SLICE_X192Y469       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y469       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     7.113 r  <hidden>
                         net (fo=1, routed)           0.477     7.589    <hidden>
    SLICE_X193Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.551     3.901    <hidden>
    SLICE_X193Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.673ns (62.104%)  route 0.411ns (37.896%))
  Logic Levels:           0  
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    <hidden>
    SLICE_X216Y496       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     7.142 r  <hidden>
                         net (fo=1, routed)           0.411     7.552    <hidden>
    SLICE_X220Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.574     3.924    <hidden>
    SLICE_X220Y492       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.669ns (58.865%)  route 0.468ns (41.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns
    Source Clock Delay      (SCD):    6.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.926     6.396    <hidden>
    SLICE_X190Y469       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y469       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     7.065 r  <hidden>
                         net (fo=1, routed)           0.468     7.532    <hidden>
    SLICE_X197Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.555     3.905    <hidden>
    SLICE_X197Y469       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.542%)  route 0.098ns (49.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X209Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435       FDRE (Prop_fdre_C_Q)         0.100     2.797 r  <hidden>
                         net (fo=2, routed)           0.098     2.895    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.193     2.822    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.520%)  route 0.147ns (59.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X209Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435       FDRE (Prop_fdre_C_Q)         0.100     2.797 r  <hidden>
                         net (fo=2, routed)           0.147     2.944    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.193     2.822    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.932%)  route 0.150ns (60.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X209Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435       FDRE (Prop_fdre_C_Q)         0.100     2.797 r  <hidden>
                         net (fo=2, routed)           0.150     2.947    <hidden>
    SLICE_X210Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X210Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.219%)  route 0.183ns (66.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X209Y435       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435       FDSE (Prop_fdse_C_Q)         0.091     2.788 r  <hidden>
                         net (fo=2, routed)           0.183     2.971    <hidden>
    SLICE_X213Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.195     2.824    <hidden>
    SLICE_X213Y437       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.718%)  route 0.140ns (58.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X187Y470       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y470       FDSE (Prop_fdse_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=2, routed)           0.140     2.977    <hidden>
    SLICE_X188Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.250     2.879    <hidden>
    SLICE_X188Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.100ns (35.021%)  route 0.186ns (64.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X209Y435       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y435       FDSE (Prop_fdse_C_Q)         0.100     2.797 r  <hidden>
                         net (fo=2, routed)           0.186     2.982    <hidden>
    SLICE_X210Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X210Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.719%)  route 0.146ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X187Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y470       FDRE (Prop_fdre_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=2, routed)           0.146     2.982    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.251     2.880    <hidden>
    SLICE_X191Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.781%)  route 0.151ns (60.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X187Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y470       FDRE (Prop_fdre_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=2, routed)           0.151     2.988    <hidden>
    SLICE_X188Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.250     2.879    <hidden>
    SLICE_X188Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.061%)  route 0.127ns (55.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.003     2.776    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y457       FDRE (Prop_fdre_C_Q)         0.100     2.876 r  <hidden>
                         net (fo=2, routed)           0.127     3.003    <hidden>
    SLICE_X203Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    <hidden>
    SLICE_X203Y459       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.149%)  route 0.127ns (55.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.008     2.781    <hidden>
    SLICE_X213Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488       FDRE (Prop_fdre_C_Q)         0.100     2.881 r  <hidden>
                         net (fo=2, routed)           0.127     3.007    <hidden>
    SLICE_X211Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.295     2.924    <hidden>
    SLICE_X211Y487       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.043ns (2.336%)  route 1.798ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     1.841    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.043ns (2.336%)  route 1.798ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     1.841    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.043ns (2.336%)  route 1.798ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     1.841    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.043ns (2.336%)  route 1.798ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     1.841    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.043ns (2.336%)  route 1.798ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     1.841    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     1.942    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.028ns (2.756%)  route 0.988ns (97.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.821     0.821    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.028     0.849 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.167     1.016    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.028ns (2.756%)  route 0.988ns (97.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.821     0.821    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.028     0.849 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.167     1.016    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.028ns (2.756%)  route 0.988ns (97.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.821     0.821    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.028     0.849 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.167     1.016    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.028ns (2.756%)  route 0.988ns (97.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.821     0.821    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.028     0.849 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.167     1.016    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.028ns (2.756%)  route 0.988ns (97.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.821     0.821    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.028     0.849 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.167     1.016    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X204Y486       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X204Y486       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.904ns  (logic 1.044ns (54.839%)  route 0.860ns (45.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.611     3.913    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X215Y486       LUT2 (Prop_lut2_I0_O)        0.043     3.956 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.249     4.205    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.904ns  (logic 1.044ns (54.839%)  route 0.860ns (45.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.611     3.913    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X215Y486       LUT2 (Prop_lut2_I0_O)        0.043     3.956 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.249     4.205    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.472ns  (logic 0.216ns (45.799%)  route 0.256ns (54.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y475       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.256     2.611    <hidden>
    SLICE_X217Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    <hidden>
    SLICE_X217Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.254ns (56.502%)  route 0.196ns (43.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X216Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y479       FDRE (Prop_fdre_C_Q)         0.254     2.399 r  <hidden>
                         net (fo=131, routed)         0.196     2.595    <hidden>
    SLICE_X214Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    <hidden>
    SLICE_X214Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.216ns (52.411%)  route 0.196ns (47.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y487       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.196     2.565    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.293ns  (logic 0.198ns (67.483%)  route 0.095ns (32.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y487       FDRE (Prop_fdre_C_Q)         0.198     2.351 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.095     2.446    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.155%)  route 0.055ns (37.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y487       FDRE (Prop_fdre_C_Q)         0.091     1.080 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     1.135    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.818%)  route 0.109ns (52.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y487       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.109     1.198    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.786%)  route 0.106ns (47.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X216Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y479       FDRE (Prop_fdre_C_Q)         0.118     1.101 r  <hidden>
                         net (fo=131, routed)         0.106     1.207    <hidden>
    SLICE_X214Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X214Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.173%)  route 0.132ns (56.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y475       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.132     1.211    <hidden>
    SLICE_X217Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    <hidden>
    SLICE_X217Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.405%)  route 0.499ns (79.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.369     1.455    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X215Y486       LUT2 (Prop_lut2_I1_O)        0.028     1.483 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.130     1.613    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.405%)  route 0.499ns (79.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.369     1.455    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X215Y486       LUT2 (Prop_lut2_I1_O)        0.028     1.483 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.130     1.613    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 0.254ns (3.396%)  route 7.225ns (96.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.225    13.162    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X211Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 0.254ns (3.396%)  route 7.225ns (96.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.225    13.162    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X211Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 0.254ns (3.396%)  route 7.225ns (96.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.225    13.162    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X211Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 0.254ns (3.396%)  route 7.225ns (96.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.225    13.162    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X211Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 0.254ns (3.396%)  route 7.225ns (96.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.225    13.162    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X211Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.195%)  route 0.560ns (68.805%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X208Y481       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y481       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.269    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y484       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y484       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.195%)  route 0.560ns (68.805%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X208Y481       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y481       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.269    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y484       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y484       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.195%)  route 0.560ns (68.805%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X208Y481       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y481       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.269    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y484       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y484       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.195%)  route 0.560ns (68.805%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X208Y481       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y481       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.269    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y484       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y484       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.195%)  route 0.560ns (68.805%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X208Y481       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y481       FDRE (Prop_fdre_C_Q)         0.254     6.709 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.269    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y484       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y484       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.091ns (41.958%)  route 0.126ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    <hidden>
    SLICE_X207Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y486       FDRE (Prop_fdre_C_Q)         0.091     2.868 r  <hidden>
                         net (fo=1, routed)           0.126     2.994    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X207Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.091     2.868 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.132     3.000    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X207Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.091     2.868 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.132     3.000    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X207Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.091     2.868 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.132     3.000    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X207Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.091     2.868 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.132     3.000    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X207Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.091     2.868 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.132     3.000    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.758%)  route 0.129ns (52.242%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y479       FDRE (Prop_fdre_C_Q)         0.118     2.892 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.129     3.021    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X211Y479       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.758%)  route 0.129ns (52.242%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y479       FDRE (Prop_fdre_C_Q)         0.118     2.892 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.129     3.021    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X211Y479       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.758%)  route 0.129ns (52.242%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y479       FDRE (Prop_fdre_C_Q)         0.118     2.892 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.129     3.021    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X211Y479       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.758%)  route 0.129ns (52.242%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y479       FDRE (Prop_fdre_C_Q)         0.118     2.892 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.129     3.021    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X211Y479       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X211Y479       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.043ns (2.936%)  route 1.421ns (97.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.071     1.071    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.043     1.114 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.350     1.464    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.043ns (2.936%)  route 1.421ns (97.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.071     1.071    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.043     1.114 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.350     1.464    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.043ns (2.936%)  route 1.421ns (97.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.071     1.071    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.043     1.114 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.350     1.464    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.043ns (2.936%)  route 1.421ns (97.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.071     1.071    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.043     1.114 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.350     1.464    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.043ns (2.936%)  route 1.421ns (97.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.071     1.071    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.043     1.114 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.350     1.464    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.430%)  route 0.788ns (96.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.175     0.816    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.430%)  route 0.788ns (96.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.175     0.816    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.430%)  route 0.788ns (96.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.175     0.816    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.430%)  route 0.788ns (96.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.175     0.816    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.430%)  route 0.788ns (96.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.175     0.816    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X203Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 1.044ns (46.570%)  route 1.198ns (53.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.811     4.108    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X208Y465       LUT2 (Prop_lut2_I0_O)        0.043     4.151 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.387     4.539    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 1.044ns (48.180%)  route 1.123ns (51.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.811     4.108    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X208Y465       LUT2 (Prop_lut2_I0_O)        0.043     4.151 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.312     4.464    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.254ns (39.197%)  route 0.394ns (60.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.792     2.144    <hidden>
    SLICE_X206Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y467       FDRE (Prop_fdre_C_Q)         0.254     2.398 r  <hidden>
                         net (fo=131, routed)         0.394     2.792    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.518%)  route 0.389ns (60.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y469       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.389     2.786    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.232ns (36.641%)  route 0.401ns (63.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y469       FDRE (Prop_fdre_C_Q)         0.232     2.375 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.401     2.776    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.216ns (42.305%)  route 0.295ns (57.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y465       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.295     2.653    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.823%)  route 0.158ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.158     1.239    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.107ns (34.386%)  route 0.204ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y469       FDRE (Prop_fdre_C_Q)         0.107     1.088 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.204     1.292    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.528%)  route 0.224ns (65.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y469       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.224     1.323    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.202%)  route 0.227ns (65.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X206Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y467       FDRE (Prop_fdre_C_Q)         0.118     1.101 r  <hidden>
                         net (fo=131, routed)         0.227     1.328    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.105%)  route 0.509ns (79.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.323     1.404    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X208Y465       LUT2 (Prop_lut2_I1_O)        0.028     1.432 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.185     1.618    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.128ns (19.586%)  route 0.526ns (80.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.323     1.404    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X208Y465       LUT2 (Prop_lut2_I1_O)        0.028     1.432 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.202     1.635    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 0.254ns (3.512%)  route 6.979ns (96.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.979    12.916    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 0.254ns (3.512%)  route 6.979ns (96.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.979    12.916    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 0.254ns (3.512%)  route 6.979ns (96.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.979    12.916    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 0.254ns (3.512%)  route 6.979ns (96.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.979    12.916    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 0.254ns (3.512%)  route 6.979ns (96.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.979    12.916    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.254ns (25.680%)  route 0.735ns (74.320%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X206Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.735     7.441    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X210Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.254ns (25.680%)  route 0.735ns (74.320%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X206Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.735     7.441    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X210Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.254ns (25.680%)  route 0.735ns (74.320%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X206Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.735     7.441    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X210Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.254ns (25.680%)  route 0.735ns (74.320%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X206Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.735     7.441    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X210Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.254ns (25.680%)  route 0.735ns (74.320%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X206Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y470       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.735     7.441    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X210Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.993%)  route 0.138ns (58.007%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.996     2.769    <hidden>
    SLICE_X205Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y469       FDRE (Prop_fdre_C_Q)         0.100     2.869 r  <hidden>
                         net (fo=1, routed)           0.138     3.007    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.257%)  route 0.175ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y463       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=1, routed)           0.175     3.038    <hidden>
    SLICE_X202Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X202Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.303%)  route 0.192ns (65.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.192     3.065    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.303%)  route 0.192ns (65.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.192     3.065    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.303%)  route 0.192ns (65.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.192     3.065    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.303%)  route 0.192ns (65.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.192     3.065    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.303%)  route 0.192ns (65.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.192     3.065    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.826%)  route 0.196ns (66.174%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 r  <hidden>
                         net (fo=1, routed)           0.196     3.068    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.036%)  route 0.244ns (70.964%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.244     3.117    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X206Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.036%)  route 0.244ns (70.964%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.244     3.117    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X206Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.043ns (2.722%)  route 1.537ns (97.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.221     1.221    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.043     1.264 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.316     1.580    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.043ns (2.722%)  route 1.537ns (97.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.221     1.221    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.043     1.264 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.316     1.580    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.043ns (2.722%)  route 1.537ns (97.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.221     1.221    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.043     1.264 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.316     1.580    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.043ns (2.722%)  route 1.537ns (97.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.221     1.221    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.043     1.264 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.316     1.580    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.043ns (2.722%)  route 1.537ns (97.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.221     1.221    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.043     1.264 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.316     1.580    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.028ns (3.146%)  route 0.862ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.890    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.028ns (3.146%)  route 0.862ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.890    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.028ns (3.146%)  route 0.862ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.890    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.028ns (3.146%)  route 0.862ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.890    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.028ns (3.146%)  route 0.862ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.890    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 1.044ns (47.721%)  route 1.144ns (52.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.815     4.123    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X212Y452       LUT2 (Prop_lut2_I0_O)        0.043     4.166 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.329     4.495    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X211Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.182ns  (logic 1.044ns (47.847%)  route 1.138ns (52.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.815     4.123    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X212Y452       LUT2 (Prop_lut2_I0_O)        0.043     4.166 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.323     4.489    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X211Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.254ns (37.761%)  route 0.419ns (62.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X212Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y452       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.419     2.829    <hidden>
    SLICE_X203Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X203Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.216ns (34.795%)  route 0.405ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y451       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.405     2.777    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X203Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X203Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.492ns  (logic 0.216ns (43.866%)  route 0.276ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X198Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y454       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  <hidden>
                         net (fo=131, routed)         0.276     2.640    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.216ns (55.688%)  route 0.172ns (44.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y453       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.172     2.544    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X212Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X212Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.944%)  route 0.089ns (47.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y453       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.089     1.180    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X212Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X212Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.094%)  route 0.149ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X198Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y454       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=131, routed)         0.149     1.234    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.960%)  route 0.234ns (70.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y451       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.234     1.326    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X203Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X203Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.718%)  route 0.243ns (67.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X212Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y452       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.243     1.353    <hidden>
    SLICE_X203Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X203Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.146ns (26.510%)  route 0.405ns (73.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y452       FDRE (Prop_fdre_C_Q)         0.118     1.108 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.242     1.350    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X212Y452       LUT2 (Prop_lut2_I1_O)        0.028     1.378 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.163     1.541    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X211Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.146ns (26.187%)  route 0.412ns (73.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y452       FDRE (Prop_fdre_C_Q)         0.118     1.108 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.242     1.350    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X212Y452       LUT2 (Prop_lut2_I1_O)        0.028     1.378 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.170     1.548    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X211Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X211Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 0.254ns (3.839%)  route 6.362ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.362    12.299    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 0.254ns (3.839%)  route 6.362ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.362    12.299    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 0.254ns (3.839%)  route 6.362ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.362    12.299    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 0.254ns (3.839%)  route 6.362ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.362    12.299    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 0.254ns (3.839%)  route 6.362ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.362    12.299    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.668%)  route 0.479ns (65.332%))
  Logic Levels:           0  
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.995     6.465    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X206Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     6.719 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.479     7.198    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y454       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.668%)  route 0.479ns (65.332%))
  Logic Levels:           0  
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.995     6.465    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X206Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     6.719 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.479     7.198    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y454       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.668%)  route 0.479ns (65.332%))
  Logic Levels:           0  
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.995     6.465    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X206Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     6.719 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.479     7.198    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y454       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.668%)  route 0.479ns (65.332%))
  Logic Levels:           0  
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.995     6.465    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X206Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     6.719 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.479     7.198    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y454       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.668%)  route 0.479ns (65.332%))
  Logic Levels:           0  
  Clock Path Skew:        -4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.995     6.465    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X206Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     6.719 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.479     7.198    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y454       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.540%)  route 0.135ns (57.460%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    <hidden>
    SLICE_X202Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y455       FDRE (Prop_fdre_C_Q)         0.100     2.877 r  <hidden>
                         net (fo=1, routed)           0.135     3.012    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.091ns (26.196%)  route 0.256ns (73.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X202Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y443       FDRE (Prop_fdre_C_Q)         0.091     2.788 r  <hidden>
                         net (fo=1, routed)           0.256     3.044    <hidden>
    SLICE_X202Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X202Y451       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.100ns (28.222%)  route 0.254ns (71.778%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    <hidden>
    SLICE_X202Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y443       FDRE (Prop_fdre_C_Q)         0.100     2.797 r  <hidden>
                         net (fo=1, routed)           0.254     3.051    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.281%)  route 0.210ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.210     3.094    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.281%)  route 0.210ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.210     3.094    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.281%)  route 0.210ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.210     3.094    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.281%)  route 0.210ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.210     3.094    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.281%)  route 0.210ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.210     3.094    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.091ns (22.747%)  route 0.309ns (77.253%))
  Logic Levels:           0  
  Clock Path Skew:        -1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X201Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y448       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.309     3.098    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X201Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.091ns (22.747%)  route 0.309ns (77.253%))
  Logic Levels:           0  
  Clock Path Skew:        -1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X201Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y448       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.309     3.098    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X201Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 0.043ns (2.170%)  route 1.939ns (97.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.329     1.982    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X193Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X193Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 0.043ns (2.170%)  route 1.939ns (97.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.329     1.982    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X193Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X193Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 0.043ns (2.170%)  route 1.939ns (97.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.329     1.982    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X193Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X193Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 0.043ns (2.170%)  route 1.939ns (97.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.329     1.982    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X193Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X193Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 0.043ns (2.170%)  route 1.939ns (97.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.609     1.609    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X197Y489       LUT1 (Prop_lut1_I0_O)        0.043     1.652 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.329     1.982    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X193Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X193Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.043ns (2.329%)  route 1.803ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.346     1.846    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y483       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y483       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.043ns (2.329%)  route 1.803ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.346     1.846    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y483       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y483       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.043ns (2.329%)  route 1.803ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.346     1.846    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y483       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y483       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.043ns (2.329%)  route 1.803ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.346     1.846    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y483       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y483       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.043ns (2.329%)  route 1.803ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.458     1.458    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y484       LUT1 (Prop_lut1_I0_O)        0.043     1.501 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.346     1.846    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y483       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y483       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.028ns (3.096%)  route 0.877ns (96.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.263     0.905    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X201Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X201Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.028ns (3.096%)  route 0.877ns (96.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.263     0.905    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X201Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X201Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.028ns (3.096%)  route 0.877ns (96.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.263     0.905    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X201Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X201Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.028ns (3.096%)  route 0.877ns (96.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.263     0.905    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X201Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X201Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.028ns (3.096%)  route 0.877ns (96.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.613     0.613    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X201Y468       LUT1 (Prop_lut1_I0_O)        0.028     0.641 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.263     0.905    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X201Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X201Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X204Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.194     3.356    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X204Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X204Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.194     3.356    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X204Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X204Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.194     3.356    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X204Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X204Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.194     3.356    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X204Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.028ns (2.998%)  route 0.906ns (97.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.689     0.689    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X204Y452       LUT1 (Prop_lut1_I0_O)        0.028     0.717 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.217     0.934    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X204Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.194     3.356    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X204Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.297ns (12.039%)  route 2.170ns (87.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.359     5.369    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.254     5.623 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.888     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.089     4.525    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.297ns (12.039%)  route 2.170ns (87.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.359     5.369    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.254     5.623 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.888     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.089     4.525    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.297ns (12.039%)  route 2.170ns (87.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.359     5.369    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.254     5.623 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.888     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.089     4.525    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.297ns (12.039%)  route 2.170ns (87.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.359     5.369    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.254     5.623 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.888     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.089     4.525    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.786%)  route 0.379ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.070    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.098 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.235    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.786%)  route 0.379ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.070    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.098 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.235    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.786%)  route 0.379ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.070    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.098 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.235    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.146ns (27.786%)  route 0.379ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X56Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.827 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.070    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.098 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.235    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.685ns (58.549%)  route 0.485ns (41.451%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X178Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.764 r  <hidden>
                         net (fo=1, routed)           0.485     3.249    <hidden>
    SLICE_X173Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.457     4.893    <hidden>
    SLICE_X173Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.669ns (57.561%)  route 0.493ns (42.439%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X178Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     2.748 r  <hidden>
                         net (fo=1, routed)           0.493     3.241    <hidden>
    SLICE_X173Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.457     4.893    <hidden>
    SLICE_X173Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.680ns (59.473%)  route 0.463ns (40.527%))
  Logic Levels:           0  
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.725     2.077    <hidden>
    SLICE_X178Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y476       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.757 r  <hidden>
                         net (fo=1, routed)           0.463     3.220    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.502     4.938    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.680ns (59.941%)  route 0.454ns (40.059%))
  Logic Levels:           0  
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X178Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.759 r  <hidden>
                         net (fo=1, routed)           0.454     3.213    <hidden>
    SLICE_X177Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.499     4.935    <hidden>
    SLICE_X177Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.678ns (59.947%)  route 0.453ns (40.053%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.724     2.076    <hidden>
    SLICE_X178Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.754 r  <hidden>
                         net (fo=1, routed)           0.453     3.207    <hidden>
    SLICE_X173Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.454     4.890    <hidden>
    SLICE_X173Y474       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.688ns (61.448%)  route 0.432ns (38.552%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.724     2.076    <hidden>
    SLICE_X178Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.764 r  <hidden>
                         net (fo=1, routed)           0.432     3.196    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.502     4.938    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.685ns (61.193%)  route 0.434ns (38.807%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.724     2.076    <hidden>
    SLICE_X180Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.761 r  <hidden>
                         net (fo=1, routed)           0.434     3.195    <hidden>
    SLICE_X173Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.454     4.890    <hidden>
    SLICE_X173Y474       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.680ns (61.053%)  route 0.434ns (38.947%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.724     2.076    <hidden>
    SLICE_X180Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.756 r  <hidden>
                         net (fo=1, routed)           0.434     3.190    <hidden>
    SLICE_X179Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.498     4.934    <hidden>
    SLICE_X179Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.688ns (62.463%)  route 0.413ns (37.537%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X180Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y477       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.767 r  <hidden>
                         net (fo=1, routed)           0.413     3.180    <hidden>
    SLICE_X173Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.457     4.893    <hidden>
    SLICE_X173Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.688ns (62.679%)  route 0.410ns (37.321%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X178Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.767 r  <hidden>
                         net (fo=1, routed)           0.410     3.177    <hidden>
    SLICE_X175Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.496     4.932    <hidden>
    SLICE_X175Y474       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.136%)  route 0.143ns (58.864%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X181Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.143     1.189    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.255     3.417    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.227%)  route 0.162ns (61.773%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X181Y482       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482       FDSE (Prop_fdse_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.162     1.208    <hidden>
    SLICE_X182Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.254     3.416    <hidden>
    SLICE_X182Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.696%)  route 0.171ns (65.304%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X179Y482       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y482       FDSE (Prop_fdse_C_Q)         0.091     1.037 r  <hidden>
                         net (fo=2, routed)           0.171     1.208    <hidden>
    SLICE_X181Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.255     3.417    <hidden>
    SLICE_X181Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.910%)  route 0.145ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     0.948    <hidden>
    SLICE_X178Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y485       FDRE (Prop_fdre_C_Q)         0.118     1.066 r  <hidden>
                         net (fo=1, routed)           0.145     1.211    <hidden>
    SLICE_X174Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.253     3.415    <hidden>
    SLICE_X174Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.829%)  route 0.205ns (67.171%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X181Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.205     1.251    <hidden>
    SLICE_X181Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.255     3.417    <hidden>
    SLICE_X181Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.583%)  route 0.207ns (69.417%))
  Logic Levels:           0  
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.445     0.983    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y489       FDRE (Prop_fdre_C_Q)         0.091     1.074 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.207     1.281    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X192Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X192Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.262%)  route 0.242ns (70.737%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     0.950    <hidden>
    SLICE_X189Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y485       FDRE (Prop_fdre_C_Q)         0.100     1.050 r  <hidden>
                         net (fo=5, routed)           0.242     1.292    <hidden>
    SLICE_X190Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.256     3.418    <hidden>
    SLICE_X190Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.301ns (84.866%)  route 0.054ns (15.134%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.400     0.938    <hidden>
    SLICE_X176Y474       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y474       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301     1.239 r  <hidden>
                         net (fo=1, routed)           0.054     1.293    <hidden>
    SLICE_X177Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.243     3.405    <hidden>
    SLICE_X177Y474       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.665%)  route 0.249ns (71.335%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X181Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.249     1.295    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.255     3.417    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.945%)  route 0.213ns (68.055%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.446     0.984    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X201Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y490       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.213     1.297    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X199Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.292     3.454    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[4]_0
    SLICE_X199Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.475ns  (logic 0.232ns (48.892%)  route 0.243ns (51.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.935     4.493    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y491       FDRE (Prop_fdre_C_Q)         0.232     4.725 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.243     4.968    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X186Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.511     4.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X186Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.383ns  (logic 0.198ns (51.695%)  route 0.185ns (48.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.981     4.539    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y484       FDRE (Prop_fdre_C_Q)         0.198     4.737 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.185     4.922    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X197Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.559     4.995    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X197Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.365ns  (logic 0.198ns (54.196%)  route 0.167ns (45.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.974     4.532    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y471       FDRE (Prop_fdre_C_Q)         0.198     4.730 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.167     4.897    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X198Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.556     4.992    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X198Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.216ns (46.345%)  route 0.250ns (53.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.833     4.391    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y441       FDRE (Prop_fdre_C_Q)         0.216     4.607 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.250     4.857    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X201Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.482     4.918    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X201Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.924     2.452    <hidden>
    SLICE_X208Y435       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y435       FDSE (Prop_fdse_C_Q)         0.118     2.570 r  <hidden>
                         net (fo=1, routed)           0.088     2.658    <hidden>
    SLICE_X209Y434       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.192     3.354    <hidden>
    SLICE_X209Y434       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.764%)  route 0.090ns (43.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.924     2.452    <hidden>
    SLICE_X208Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y435       FDRE (Prop_fdre_C_Q)         0.118     2.570 r  <hidden>
                         net (fo=1, routed)           0.090     2.660    <hidden>
    SLICE_X208Y434       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.192     3.354    <hidden>
    SLICE_X208Y434       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.540%)  route 0.135ns (57.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.923     2.451    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y441       FDRE (Prop_fdre_C_Q)         0.100     2.551 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.135     2.686    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X201Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.191     3.353    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X201Y441       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.083%)  route 0.133ns (52.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.924     2.452    <hidden>
    SLICE_X208Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y435       FDRE (Prop_fdre_C_Q)         0.118     2.570 r  <hidden>
                         net (fo=1, routed)           0.133     2.703    <hidden>
    SLICE_X207Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.192     3.354    <hidden>
    SLICE_X207Y435       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.181%)  route 0.090ns (49.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.994     2.522    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y471       FDRE (Prop_fdre_C_Q)         0.091     2.613 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.090     2.703    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X198Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X198Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.091ns (50.999%)  route 0.087ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.003     2.531    <hidden>
    SLICE_X203Y458       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y458       FDSE (Prop_fdse_C_Q)         0.091     2.622 r  <hidden>
                         net (fo=1, routed)           0.087     2.709    <hidden>
    SLICE_X204Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.292     3.454    <hidden>
    SLICE_X204Y458       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.427%)  route 0.148ns (55.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.924     2.452    <hidden>
    SLICE_X208Y435       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y435       FDSE (Prop_fdse_C_Q)         0.118     2.570 r  <hidden>
                         net (fo=1, routed)           0.148     2.718    <hidden>
    SLICE_X207Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.192     3.354    <hidden>
    SLICE_X207Y435       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.890%)  route 0.099ns (52.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y484       FDRE (Prop_fdre_C_Q)         0.091     2.619 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.099     2.718    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X197Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.286     3.448    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X197Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.182%)  route 0.106ns (53.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X203Y456       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y456       FDSE (Prop_fdse_C_Q)         0.091     2.623 r  <hidden>
                         net (fo=1, routed)           0.106     2.729    <hidden>
    SLICE_X202Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.293     3.455    <hidden>
    SLICE_X202Y456       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.937%)  route 0.123ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.963     2.491    <hidden>
    SLICE_X190Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y471       FDRE (Prop_fdre_C_Q)         0.118     2.609 r  <hidden>
                         net (fo=1, routed)           0.123     2.732    <hidden>
    SLICE_X189Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.251     3.413    <hidden>
    SLICE_X189Y470       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.216ns (29.149%)  route 0.525ns (70.851%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y475       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.525     2.880    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X221Y474       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X221Y474       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.216ns (31.255%)  route 0.475ns (68.745%))
  Logic Levels:           0  
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y487       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.475     2.844    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X205Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.563     4.999    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X205Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.254ns (37.887%)  route 0.416ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y478       FDRE (Prop_fdre_C_Q)         0.254     2.394 r  <hidden>
                         net (fo=5, routed)           0.416     2.810    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.254ns (38.985%)  route 0.398ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y478       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y478       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.398     2.795    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.563     4.999    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.254ns (49.715%)  route 0.257ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    <hidden>
    SLICE_X208Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y477       FDRE (Prop_fdre_C_Q)         0.254     2.393 r  <hidden>
                         net (fo=2, routed)           0.257     2.650    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X207Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.558     4.994    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X207Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.401%)  route 0.142ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.440     0.978    <hidden>
    SLICE_X208Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y477       FDRE (Prop_fdre_C_Q)         0.118     1.096 r  <hidden>
                         net (fo=2, routed)           0.142     1.238    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X207Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.284     3.446    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X207Y477       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.063%)  route 0.228ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y478       FDRE (Prop_fdre_C_Q)         0.118     1.097 r  <hidden>
                         net (fo=5, routed)           0.228     1.325    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.287     3.449    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.760%)  route 0.232ns (66.240%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y478       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y478       FDRE (Prop_fdre_C_Q)         0.118     1.100 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.232     1.332    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.288     3.450    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X212Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.445%)  route 0.293ns (74.555%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y475       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.293     1.372    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X221Y474       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X221Y474       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.100ns (24.994%)  route 0.300ns (75.006%))
  Logic Levels:           0  
  Clock Path Skew:        2.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y487       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.300     1.389    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X205Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.288     3.450    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X205Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.702ns  (logic 0.216ns (30.786%)  route 0.486ns (69.214%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    <hidden>
    SLICE_X205Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y466       FDRE (Prop_fdre_C_Q)         0.216     2.357 r  <hidden>
                         net (fo=2, routed)           0.486     2.843    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.555     4.991    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.216ns (34.721%)  route 0.406ns (65.279%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y465       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.406     2.764    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X205Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X205Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.354%)  route 0.360ns (58.646%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.792     2.144    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y469       FDRE (Prop_fdre_C_Q)         0.254     2.398 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.360     2.758    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.560     4.996    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.216ns (39.060%)  route 0.337ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.792     2.144    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X214Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y470       FDRE (Prop_fdre_C_Q)         0.216     2.360 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.337     2.697    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.254ns (48.113%)  route 0.274ns (51.887%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    <hidden>
    SLICE_X204Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y466       FDRE (Prop_fdre_C_Q)         0.254     2.395 r  <hidden>
                         net (fo=5, routed)           0.274     2.669    <hidden>
    SLICE_X201Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.559     4.995    <hidden>
    SLICE_X201Y466       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.395%)  route 0.154ns (56.605%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X204Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y466       FDRE (Prop_fdre_C_Q)         0.118     1.098 r  <hidden>
                         net (fo=5, routed)           0.154     1.252    <hidden>
    SLICE_X201Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    <hidden>
    SLICE_X201Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.843%)  route 0.179ns (64.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X214Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y470       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.179     1.262    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.289     3.451    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.622%)  route 0.204ns (63.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X212Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y469       FDRE (Prop_fdre_C_Q)         0.118     1.101 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.204     1.305    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.286     3.448    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.320%)  route 0.253ns (71.680%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.253     1.334    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X205Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X205Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.715%)  route 0.305ns (75.285%))
  Logic Levels:           0  
  Clock Path Skew:        2.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X205Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y466       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  <hidden>
                         net (fo=2, routed)           0.305     1.385    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.281     3.443    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.845ns  (logic 0.254ns (30.045%)  route 0.591ns (69.955%))
  Logic Levels:           0  
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X204Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y454       FDRE (Prop_fdre_C_Q)         0.254     2.404 r  <hidden>
                         net (fo=5, routed)           0.591     2.995    <hidden>
    SLICE_X201Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.484     4.920    <hidden>
    SLICE_X201Y444       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.693ns  (logic 0.216ns (31.171%)  route 0.477ns (68.829%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.477     2.851    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.573     5.009    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.216ns (32.196%)  route 0.455ns (67.804%))
  Logic Levels:           0  
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X203Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y451       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.455     2.821    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X199Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.484     4.920    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X199Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.591ns  (logic 0.254ns (42.953%)  route 0.337ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y455       FDRE (Prop_fdre_C_Q)         0.254     2.404 r  <hidden>
                         net (fo=2, routed)           0.337     2.741    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.567     5.003    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.288%)  route 0.232ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.232     2.644    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.399%)  route 0.148ns (55.601%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.148     1.259    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.302     3.464    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.552%)  route 0.180ns (60.448%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y455       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  <hidden>
                         net (fo=2, routed)           0.180     1.283    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.294     3.456    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.508%)  route 0.239ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X203Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y451       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.239     1.325    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X199Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.192     3.354    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X199Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.319%)  route 0.280ns (73.681%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y453       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.280     1.372    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.300     3.462    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X213Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.118ns (27.102%)  route 0.317ns (72.898%))
  Logic Levels:           0  
  Clock Path Skew:        2.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X204Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y454       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  <hidden>
                         net (fo=5, routed)           0.317     1.420    <hidden>
    SLICE_X201Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.192     3.354    <hidden>
    SLICE_X201Y444       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.254ns (3.121%)  route 7.885ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.885    13.822    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X185Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.254ns (3.121%)  route 7.885ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.885    13.822    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X185Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.254ns (3.121%)  route 7.885ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.885    13.822    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X185Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.254ns (3.121%)  route 7.885ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.885    13.822    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X185Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.254ns (3.121%)  route 7.885ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.885    13.822    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X185Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.254ns (3.368%)  route 7.288ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.288    13.224    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X204Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.555     4.991    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X204Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.254ns (3.368%)  route 7.288ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.288    13.224    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X204Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.555     4.991    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X204Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.254ns (3.368%)  route 7.288ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.288    13.224    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X204Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.555     4.991    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X204Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.254ns (3.368%)  route 7.288ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.288    13.224    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X204Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.555     4.991    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X204Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.254ns (3.368%)  route 7.288ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.213     5.683    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.937 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.288    13.224    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X204Y478       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.555     4.991    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X204Y478       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.107ns (57.858%)  route 0.078ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y443       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y443       FDRE (Prop_fdre_C_Q)         0.107     2.802 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.078     2.880    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X196Y443       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.191     3.353    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y443       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.107ns (57.858%)  route 0.078ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.938     2.711    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X172Y466       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_fdre_C_Q)         0.107     2.818 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.078     2.896    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X172Y466       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.225     3.387    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X172Y466       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.107ns (45.797%)  route 0.127ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.892     2.665    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X190Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y441       FDRE (Prop_fdre_C_Q)         0.107     2.772 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.127     2.898    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X190Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.161     3.323    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X190Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.571%)  route 0.139ns (56.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.892     2.665    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X190Y442       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y442       FDRE (Prop_fdre_C_Q)         0.107     2.772 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.139     2.910    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X189Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.161     3.323    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X189Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.374%)  route 0.140ns (56.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.892     2.665    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X190Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y441       FDRE (Prop_fdre_C_Q)         0.107     2.772 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.140     2.912    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X190Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.161     3.323    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X190Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.091ns (41.607%)  route 0.128ns (58.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X199Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y439       FDRE (Prop_fdre_C_Q)         0.091     2.786 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.128     2.914    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X198Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.190     3.352    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X198Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.672%)  route 0.133ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y439       FDRE (Prop_fdre_C_Q)         0.107     2.800 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.133     2.932    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X195Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.189     3.351    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X195Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.107ns (39.323%)  route 0.165ns (60.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.892     2.665    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X190Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y441       FDRE (Prop_fdre_C_Q)         0.107     2.772 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.165     2.937    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X191Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.160     3.322    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X191Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.657%)  route 0.130ns (52.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y439       FDRE (Prop_fdre_C_Q)         0.118     2.811 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.130     2.940    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X195Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.189     3.351    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X195Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.065%)  route 0.141ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X196Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y439       FDRE (Prop_fdre_C_Q)         0.107     2.800 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.141     2.941    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X195Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.189     3.351    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X195Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.779ns  (logic 2.749ns (21.513%)  route 10.030ns (78.487%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.740     0.740 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           4.839     5.579    core_inst/JA_FPGA_IN_IBUF[3]
    SLICE_X159Y413       LUT6 (Prop_lut6_I0_O)        0.043     5.622 r  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.137     5.759    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]
    SLICE_X159Y413       LUT6 (Prop_lut6_I0_O)        0.043     5.802 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.054    10.856    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    12.779 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.779    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.604ns  (logic 2.914ns (23.120%)  route 9.690ns (76.880%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.740     0.740 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           4.709     5.450    core_inst/JA_FPGA_IN_IBUF[3]
    SLICE_X158Y412       LUT6 (Prop_lut6_I3_O)        0.043     5.493 r  core_inst/JA_FPGA_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.493    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1_0
    SLICE_X158Y412       MUXF7 (Prop_muxf7_I1_O)      0.100     5.593 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.237     5.829    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X158Y412       LUT6 (Prop_lut6_I0_O)        0.120     5.949 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.744    10.693    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    12.604 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.604    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.370ns  (logic 2.917ns (23.580%)  route 9.453ns (76.420%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           4.616     5.365    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X160Y412       LUT6 (Prop_lut6_I0_O)        0.043     5.408 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.408    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_6_n_0
    SLICE_X160Y412       MUXF7 (Prop_muxf7_I0_O)      0.098     5.506 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.506    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3_n_0
    SLICE_X160Y412       MUXF8 (Prop_muxf8_I1_O)      0.042     5.548 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.838    10.386    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.984    12.370 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.370    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.340ns  (logic 2.919ns (23.653%)  route 9.421ns (76.347%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.740     0.740 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           4.786     5.526    core_inst/JA_FPGA_IN_IBUF[3]
    SLICE_X161Y412       LUT6 (Prop_lut6_I3_O)        0.043     5.569 r  core_inst/JA_FPGA_OUT_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.569    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1_1
    SLICE_X161Y412       MUXF7 (Prop_muxf7_I1_O)      0.106     5.675 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.675    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3_n_0
    SLICE_X161Y412       MUXF8 (Prop_muxf8_I1_O)      0.042     5.717 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.635    10.353    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.987    12.340 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.340    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.179ns  (logic 1.522ns (24.634%)  route 4.657ns (75.366%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.378     2.535    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X161Y412       LUT6 (Prop_lut6_I5_O)        0.028     2.563 r  core_inst/JA_FPGA_OUT_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.563    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1_1
    SLICE_X161Y412       MUXF7 (Prop_muxf7_I1_O)      0.051     2.614 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.614    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3_n_0
    SLICE_X161Y412       MUXF8 (Prop_muxf8_I1_O)      0.017     2.631 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.279     4.910    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.269     6.179 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.179    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.268ns  (logic 1.511ns (24.103%)  route 4.757ns (75.897%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.359     2.516    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X160Y412       LUT6 (Prop_lut6_I5_O)        0.028     2.544 r  core_inst/JA_FPGA_OUT_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.544    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1_1
    SLICE_X160Y412       MUXF7 (Prop_muxf7_I1_O)      0.043     2.587 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.587    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3_n_0
    SLICE_X160Y412       MUXF8 (Prop_muxf8_I1_O)      0.017     2.604 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.399     5.002    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.266     6.268 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.268    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.353ns  (logic 1.526ns (24.024%)  route 4.827ns (75.976%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.360     2.517    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X158Y412       LUT6 (Prop_lut6_I5_O)        0.028     2.545 r  core_inst/JA_FPGA_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.545    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1_0
    SLICE_X158Y412       MUXF7 (Prop_muxf7_I1_O)      0.043     2.588 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.121     2.709    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X158Y412       LUT6 (Prop_lut6_I0_O)        0.068     2.777 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.347     5.123    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.353 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.353    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.525ns  (logic 1.455ns (22.302%)  route 5.070ns (77.698%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.491     2.648    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X159Y413       LUT6 (Prop_lut6_I2_O)        0.028     2.676 r  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.075     2.751    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]
    SLICE_X159Y413       LUT6 (Prop_lut6_I0_O)        0.028     2.779 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.504     5.283    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.525 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.525    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 2.763ns (25.916%)  route 7.898ns (74.084%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.644     6.114    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X149Y422       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y422       FDRE (Prop_fdre_C_Q)         0.216     6.330 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/Q
                         net (fo=23, routed)          0.700     7.030    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]
    SLICE_X146Y424       LUT6 (Prop_lut6_I0_O)        0.043     7.073 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.073    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1_n_0
    SLICE_X146Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.319 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.007     7.325    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X146Y425       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     7.447 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.196     8.643    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X158Y422       LUT5 (Prop_lut5_I0_O)        0.127     8.770 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=12, routed)          0.637     9.407    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2
    SLICE_X159Y413       LUT6 (Prop_lut6_I3_O)        0.043     9.450 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.304     9.754    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_1
    SLICE_X159Y413       LUT6 (Prop_lut6_I3_O)        0.043     9.797 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.054    14.851    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    16.774 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.774    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 2.751ns (26.231%)  route 7.736ns (73.769%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.644     6.114    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X149Y422       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y422       FDRE (Prop_fdre_C_Q)         0.216     6.330 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/Q
                         net (fo=23, routed)          0.700     7.030    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]
    SLICE_X146Y424       LUT6 (Prop_lut6_I0_O)        0.043     7.073 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.073    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1_n_0
    SLICE_X146Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.319 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.007     7.325    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X146Y425       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     7.447 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.196     8.643    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X158Y422       LUT5 (Prop_lut5_I0_O)        0.127     8.770 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=12, routed)          0.735     9.505    core_inst/rx_udp_payload_fifo/tx_udp_payload_axis_tready
    SLICE_X159Y412       LUT6 (Prop_lut6_I4_O)        0.043     9.548 r  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.355     9.903    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[2]
    SLICE_X158Y412       LUT6 (Prop_lut6_I3_O)        0.043     9.946 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.744    14.690    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    16.600 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.600    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 2.938ns (28.541%)  route 7.356ns (71.459%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.644     6.114    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X149Y422       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y422       FDRE (Prop_fdre_C_Q)         0.216     6.330 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/Q
                         net (fo=23, routed)          0.700     7.030    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]
    SLICE_X146Y424       LUT6 (Prop_lut6_I0_O)        0.043     7.073 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.073    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1_n_0
    SLICE_X146Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.319 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.007     7.325    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X146Y425       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     7.447 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.196     8.643    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X158Y422       LUT5 (Prop_lut5_I0_O)        0.127     8.770 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=12, routed)          0.616     9.386    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2
    SLICE_X160Y412       LUT6 (Prop_lut6_I3_O)        0.043     9.429 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.429    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1_0
    SLICE_X160Y412       MUXF7 (Prop_muxf7_I1_O)      0.113     9.542 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     9.542    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X160Y412       MUXF8 (Prop_muxf8_I0_O)      0.044     9.586 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.838    14.424    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.984    16.408 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.408    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 2.945ns (28.882%)  route 7.253ns (71.118%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.644     6.114    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X149Y422       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y422       FDRE (Prop_fdre_C_Q)         0.216     6.330 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]/Q
                         net (fo=23, routed)          0.700     7.030    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[3]
    SLICE_X146Y424       LUT6 (Prop_lut6_I0_O)        0.043     7.073 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.073    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_3__1_n_0
    SLICE_X146Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.319 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.007     7.325    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X146Y425       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     7.447 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=41, routed)          1.196     8.643    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X158Y422       LUT5 (Prop_lut5_I0_O)        0.127     8.770 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=12, routed)          0.715     9.485    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2
    SLICE_X161Y412       LUT6 (Prop_lut6_I3_O)        0.043     9.528 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.528    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1_0
    SLICE_X161Y412       MUXF7 (Prop_muxf7_I1_O)      0.118     9.646 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     9.646    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2_n_0
    SLICE_X161Y412       MUXF8 (Prop_muxf8_I0_O)      0.043     9.689 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.635    14.324    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.987    16.312 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.312    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.840ns  (logic 1.464ns (38.127%)  route 2.376ns (61.873%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.815     2.588    core_inst/coreclk_out
    SLICE_X159Y412       FDSE                                         r  core_inst/debug_signals_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y412       FDSE (Prop_fdse_C_Q)         0.100     2.688 r  core_inst/debug_signals_reg[4]/Q
                         net (fo=4, routed)           0.097     2.784    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[4]
    SLICE_X161Y412       LUT6 (Prop_lut6_I4_O)        0.028     2.812 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.812    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_6_n_0
    SLICE_X161Y412       MUXF7 (Prop_muxf7_I0_O)      0.050     2.862 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.862    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3_n_0
    SLICE_X161Y412       MUXF8 (Prop_muxf8_I1_O)      0.017     2.879 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.279     5.159    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.269     6.428 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.428    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.944ns  (logic 1.376ns (34.898%)  route 2.567ns (65.102%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.815     2.588    core_inst/coreclk_out
    SLICE_X158Y412       FDSE                                         r  core_inst/debug_signals_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y412       FDSE (Prop_fdse_C_Q)         0.118     2.706 r  core_inst/debug_signals_reg[10]/Q
                         net (fo=2, routed)           0.221     2.927    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[10]
    SLICE_X158Y412       LUT6 (Prop_lut6_I4_O)        0.028     2.955 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.347     5.301    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.531 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.531    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.962ns  (logic 1.437ns (36.263%)  route 2.525ns (63.737%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.814     2.587    core_inst/coreclk_out
    SLICE_X159Y413       FDRE                                         r  core_inst/debug_signals_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_fdre_C_Q)         0.100     2.687 r  core_inst/debug_signals_reg[3]/Q
                         net (fo=1, routed)           0.126     2.813    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[3]
    SLICE_X160Y412       MUXF8 (Prop_muxf8_S_O)       0.071     2.884 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.399     5.283    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.266     6.549 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.549    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.062ns  (logic 1.370ns (33.730%)  route 2.692ns (66.270%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.814     2.587    core_inst/coreclk_out
    SLICE_X159Y413       FDRE                                         r  core_inst/debug_signals_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_fdre_C_Q)         0.100     2.687 r  core_inst/debug_signals_reg[14]/Q
                         net (fo=2, routed)           0.188     2.875    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[14]
    SLICE_X159Y413       LUT6 (Prop_lut6_I4_O)        0.028     2.903 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.504     5.407    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.649 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.649    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





