var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"filter_low_pass_simulink","ref":false,"current":[],"files":[{"name":"filter_lo_ip_src_nfp_gain_pow2_single.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_nfp_gain_pow2_single.vhd\n-- Created: 2025-09-16 15:13:29\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: filter_lo_ip_src_nfp_gain_pow2_single\n-- Source Path: filter_low_pass_simulink/Discrete FIR Filter1/nfp_gain_pow2_single\n-- Hierarchy Level: 2\n-- Model version: 1.14\n-- \n-- {Latency Strategy = \"Max\", Denormal Handling = \"off\"}\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY filter_lo_ip_src_nfp_gain_pow2_single IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        nfp_in1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32\n        nfp_in2                           :   IN    std_logic;  -- ufix1\n        nfp_in3                           :   IN    std_logic_vector(8 DOWNTO 0);  -- sfix9\n        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32\n        );\nEND filter_lo_ip_src_nfp_gain_pow2_single;\n\n\nARCHITECTURE rtl OF filter_lo_ip_src_nfp_gain_pow2_single IS\n\n  -- Signals\n  SIGNAL nfp_in1_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32\n  SIGNAL aSign                            : std_logic;  -- ufix1\n  SIGNAL aExponent                        : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL aMantissa                        : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay2_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay5_out1                      : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1           : std_logic;  -- ufix1\n  SIGNAL Delay3_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay1_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Reduce1_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1           : std_logic;  -- ufix1\n  SIGNAL Constant_out1                    : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL nfp_in3_signed                   : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL Delay4_out1                      : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL Bit_Slice_out1                   : std_logic;  -- ufix1\n  SIGNAL Bit_Concat_out1                  : unsigned(9 DOWNTO 0);  -- ufix10\n  SIGNAL Data_Type_Conversion_out1        : signed(9 DOWNTO 0);  -- sfix10\n  SIGNAL Bit_Concat1_out1                 : unsigned(9 DOWNTO 0);  -- ufix10\n  SIGNAL Data_Type_Conversion1_out1       : signed(9 DOWNTO 0);  -- sfix10\n  SIGNAL Add_out1                         : signed(9 DOWNTO 0);  -- sfix10\n  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1            : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1                  : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Logical_Operator4_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Concat4_out1                 : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat5_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Concat6_out1                 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Switch1_out1                     : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay6_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Reduce2_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Reduce3_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator8_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1           : std_logic;  -- ufix1\n  SIGNAL Constant1_out1                   : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay_out1                       : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Switch_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay7_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  nfp_in1_unsigned <= unsigned(nfp_in1);\n\n  -- Split 32 bit word into FP sign, exponent, mantissa\n  aSign <= nfp_in1_unsigned(31);\n  aExponent <= nfp_in1_unsigned(30 DOWNTO 23);\n  aMantissa <= nfp_in1_unsigned(22 DOWNTO 0);\n\n  Delay2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay2_out1 <= aSign;\n      END IF;\n    END IF;\n  END PROCESS Delay2_process;\n\n\n  Delay5_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay5_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay5_out1 <= nfp_in2;\n      END IF;\n    END IF;\n  END PROCESS Delay5_process;\n\n\n  Logical_Operator1_out1 <= Delay2_out1 XOR Delay5_out1;\n\n  Delay3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay3_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay3_out1 <= Logical_Operator1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay3_process;\n\n\n  Delay1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay1_out1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay1_out1 <= aExponent;\n      END IF;\n    END IF;\n  END PROCESS Delay1_process;\n\n\n  Bit_Reduce_out1 <= (Delay1_out1(7) AND Delay1_out1(6) AND Delay1_out1(5) AND Delay1_out1(4) AND Delay1_out1(3) AND Delay1_out1(2) AND Delay1_out1(1) AND Delay1_out1(0));\n\n  Bit_Reduce1_out1 <= (Delay1_out1(7) OR Delay1_out1(6) OR Delay1_out1(5) OR Delay1_out1(4) OR Delay1_out1(3) OR Delay1_out1(2) OR Delay1_out1(1) OR Delay1_out1(0));\n\n  Logical_Operator6_out1 <=  NOT Bit_Reduce1_out1;\n\n  Constant_out1 <= to_unsigned(16#0#, 2);\n\n  nfp_in3_signed <= signed(nfp_in3);\n\n  Delay4_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay4_out1 <= to_signed(16#000#, 9);\n      ELSIF enb = '1' THEN\n        Delay4_out1 <= nfp_in3_signed;\n      END IF;\n    END IF;\n  END PROCESS Delay4_process;\n\n\n  Bit_Slice_out1 <= Delay4_out1(8);\n\n  Bit_Concat_out1 <= Constant_out1 & Delay1_out1;\n\n  Data_Type_Conversion_out1 <= signed(Bit_Concat_out1);\n\n  Bit_Concat1_out1 <= Bit_Slice_out1 & unsigned(Delay4_out1);\n\n  Data_Type_Conversion1_out1 <= signed(Bit_Concat1_out1);\n\n  Add_out1 <= Data_Type_Conversion_out1 + Data_Type_Conversion1_out1;\n\n  Bit_Slice3_out1 <= Add_out1(9);\n\n  Bit_Slice2_out1 <= Add_out1(8);\n\n  Logical_Operator_out1 <= Bit_Slice2_out1 OR (Bit_Slice3_out1 OR (Bit_Reduce_out1 OR Logical_Operator6_out1));\n\n  Bit_Slice1_out1 <= unsigned(Add_out1(7 DOWNTO 0));\n\n  Logical_Operator4_out1 <=  NOT Bit_Slice3_out1;\n\n  Logical_Operator7_out1 <= Bit_Reduce1_out1 AND Logical_Operator4_out1;\n\n  Logical_Operator5_out1 <= Bit_Reduce_out1 OR Logical_Operator7_out1;\n\n  Bit_Concat4_out1 <= unsigned'(Logical_Operator5_out1 & Logical_Operator5_out1);\n\n  Bit_Concat5_out1 <= Bit_Concat4_out1 & Bit_Concat4_out1;\n\n  Bit_Concat6_out1 <= Bit_Concat5_out1 & Bit_Concat5_out1;\n\n  \n  Switch1_out1 <= Bit_Slice1_out1 WHEN Logical_Operator_out1 = '0' ELSE\n      Bit_Concat6_out1;\n\n  Delay6_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay6_out1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay6_out1 <= Switch1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_process;\n\n\n  Bit_Reduce2_out1 <= (Bit_Slice1_out1(7) AND Bit_Slice1_out1(6) AND Bit_Slice1_out1(5) AND Bit_Slice1_out1(4) AND Bit_Slice1_out1(3) AND Bit_Slice1_out1(2) AND Bit_Slice1_out1(1) AND Bit_Slice1_out1(0));\n\n  Bit_Reduce3_out1 <= (Bit_Slice1_out1(7) OR Bit_Slice1_out1(6) OR Bit_Slice1_out1(5) OR Bit_Slice1_out1(4) OR Bit_Slice1_out1(3) OR Bit_Slice1_out1(2) OR Bit_Slice1_out1(1) OR Bit_Slice1_out1(0));\n\n  Logical_Operator8_out1 <=  NOT Bit_Reduce3_out1;\n\n  Logical_Operator2_out1 <=  NOT (Logical_Operator8_out1 OR (Logical_Operator6_out1 OR (Bit_Reduce2_out1 OR (Bit_Slice3_out1 OR Bit_Slice2_out1))));\n\n  Logical_Operator3_out1 <= Bit_Reduce_out1 OR Logical_Operator2_out1;\n\n  Constant1_out1 <= to_unsigned(16#000000#, 23);\n\n  Delay_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay_out1 <= aMantissa;\n      END IF;\n    END IF;\n  END PROCESS Delay_process;\n\n\n  \n  Switch_out1 <= Constant1_out1 WHEN Logical_Operator3_out1 = '0' ELSE\n      Delay_out1;\n\n  Delay7_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay7_out1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay7_out1 <= Switch_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_process;\n\n\n  -- Combine FP sign, exponent, mantissa into 32 bit word\n  nfp_out_pack <= Delay3_out1 & Delay6_out1 & Delay7_out1;\n\n  nfp_out <= std_logic_vector(nfp_out_pack);\n\nEND rtl;\n\n"},{"name":"filter_lo_ip_src_nfp_add_single.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_nfp_add_single.vhd\n-- Created: 2025-09-16 15:13:29\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: filter_lo_ip_src_nfp_add_single\n-- Source Path: filter_low_pass_simulink/Discrete FIR Filter1/nfp_add_single\n-- Hierarchy Level: 2\n-- Model version: 1.14\n-- \n-- {Latency Strategy = \"Max\"}\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.filter_lo_ip_src_filter_low_pass_simulink_pkg.ALL;\n\nENTITY filter_lo_ip_src_nfp_add_single IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        nfp_in1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32\n        nfp_in2                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32\n        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32\n        );\nEND filter_lo_ip_src_nfp_add_single;\n\n\nARCHITECTURE rtl OF filter_lo_ip_src_nfp_add_single IS\n\n  -- Signals\n  SIGNAL nfp_in1_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32\n  SIGNAL AS                               : std_logic;  -- ufix1\n  SIGNAL AE                               : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL AM                               : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay1_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL nfp_in2_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32\n  SIGNAL BS                               : std_logic;  -- ufix1\n  SIGNAL BE                               : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL BM                               : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay4_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Relational_Operator1_out1        : std_logic;  -- ufix1\n  SIGNAL Delay2_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay5_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Relational_Operator_out1         : std_logic;  -- ufix1\n  SIGNAL bitconcat_aExponent_aMantissa_out1 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1            : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1           : std_logic;  -- ufix1\n  SIGNAL Delay_out1                       : std_logic;  -- ufix1\n  SIGNAL Delay2_out1_1                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay5_out1_1                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_bitconcat_aExponent_aMantiss_out1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL aExponent_cfType_Exponent_I_out1 : std_logic;  -- ufix1\n  SIGNAL Delay18_reg                      : std_logic_vector(7 DOWNTO 0);  -- ufix1 [8]\n  SIGNAL Delay18_out1                     : std_logic;  -- ufix1\n  SIGNAL Exponent_0_out1                  : std_logic;  -- ufix1\n  SIGNAL C_out1                           : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_Exponent_0_out1               : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay_out1_1                     : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay2_reg                       : vector_of_unsigned8(0 TO 3);  -- ufix8 [4]\n  SIGNAL Delay2_out1_2                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay8_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL exp_norm_cfType_Exponent_In_out1 : std_logic;  -- ufix1\n  SIGNAL alpha_Exponent_0_cfType_Exp_out1 : std_logic;  -- ufix1\n  SIGNAL alpha1_out1                      : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL alpha0_out1                      : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL if_Exponent_0_cfType_Exp_out1    : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Delay1_out1_1                    : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay4_out1_1                    : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL if_bitconcat_aExponent_aMantiss_1_out1 : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Bit_Concat_out1                  : unsigned(25 DOWNTO 0);  -- ufix26\n  SIGNAL alpha0_1_out1                    : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat1_out1                 : unsigned(27 DOWNTO 0);  -- ufix28\n  SIGNAL Data_Type_Conversion_out1        : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL Delay2_out1_3                    : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL Delay5_reg                       : vector_of_signed28(0 TO 1);  -- sfix28 [2]\n  SIGNAL Delay5_out1_2                    : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL Delay3_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay3_out1_1                    : std_logic;  -- ufix1\n  SIGNAL Delay6_reg                       : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay6_out1                      : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_2_out1 : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_5_out1 : std_logic;  -- ufix1\n  SIGNAL bitxor_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay10_out1                     : std_logic;  -- ufix1\n  SIGNAL if_bitconcat_aExponent_aMantiss_3_out1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL exp_b_cfType_Exponent_Inf_o_out1 : std_logic;  -- ufix1\n  SIGNAL Exponent_0_out1_1                : std_logic;  -- ufix1\n  SIGNAL alpha_Exponent_0_cfType_Exp_out1_1 : std_logic;  -- ufix1\n  SIGNAL alpha1_out1_1                    : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL alpha0_out1_1                    : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL if_Exponent_0_cfType_Exp_out1_1  : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL if_bitconcat_aExponent_aMantiss_4_out1 : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Bit_Concat_out1_1                : unsigned(25 DOWNTO 0);  -- ufix26\n  SIGNAL alpha0_1_out1_1                  : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat1_out1_1               : unsigned(27 DOWNTO 0);  -- ufix28\n  SIGNAL Data_Type_Conversion_out1_1      : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL Delay1_out1_2                    : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL alpha_mant_b_ext_in0             : signed(28 DOWNTO 0);  -- sfix29\n  SIGNAL alpha_mant_b_ext_out1            : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL if_opp_Sign_out1                 : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL Delay6_out1_1                    : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL C_out1_1                         : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_Exponent_0_out1_1             : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay_out1_2                     : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL storedInteger_exp_a_cor_sto_sub_cast : signed(31 DOWNTO 0);  -- sfix32\n  SIGNAL storedInteger_exp_a_cor_sto_sub_cast_1 : signed(31 DOWNTO 0);  -- sfix32\n  SIGNAL storedInteger_exp_a_cor_sto_out1 : signed(31 DOWNTO 0);  -- int32\n  SIGNAL Bit_Slice2_out1                  : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Compare_To_Zero_out1             : std_logic;  -- ufix1\n  SIGNAL Constant_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Bit_Slice_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL if_opp_Sign_1_out1               : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Delay7_out1                      : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL bitsra_mant_b_ext_shift_lengt_out1 : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL Delay1_out1_3                    : signed(27 DOWNTO 0);  -- sfix28\n  SIGNAL mant_a_ext_mant_b_shifted_add_temp : signed(31 DOWNTO 0);  -- sfix32\n  SIGNAL mant_a_ext_mant_b_shifted_out1   : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL Delay_out1_3                     : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL BitSlice_out1                    : std_logic;  -- ufix1\n  SIGNAL Delay9_reg                       : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay9_out1                      : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_1          : std_logic;  -- ufix1\n  SIGNAL Delay13_out1                     : std_logic;  -- ufix1\n  SIGNAL Delay7_reg                       : vector_of_unsigned27(0 TO 1);  -- ufix27 [2]\n  SIGNAL Delay7_out1_1                    : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL BitSlice3_out1                   : unsigned(25 DOWNTO 0);  -- ufix26\n  SIGNAL Bit_Slice5_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_1                : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Slice16_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1          : std_logic;  -- ufix1\n  SIGNAL Logical_Operator12_out1          : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1                  : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Slice16_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice15_out1_1               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_1               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1_1         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_1               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator4_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_1               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_1                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator14_out1_1        : std_logic;  -- ufix1\n  SIGNAL Logical_Operator13_out1_1        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice4_out1                  : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Slice8_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice7_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_2         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice6_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice5_out1_1                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_2                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_1                : std_logic;  -- ufix1\n  SIGNAL Bit_Slice_out1_1                 : std_logic;  -- ufix1\n  SIGNAL Constant_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant1_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch_out1                      : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Logical_Operator_out1_2          : std_logic;  -- ufix1\n  SIGNAL Constant2_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch1_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant3_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch2_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant4_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Logical_Operator2_out1           : std_logic;  -- ufix1\n  SIGNAL Switch3_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch4_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant5_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch5_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant6_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch6_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant7_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch7_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant8_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch8_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Logical_Operator12_out1_1        : std_logic;  -- ufix1\n  SIGNAL Switch9_out1                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch10_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant9_out1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch11_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant10_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch12_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant11_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch14_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant12_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch15_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch16_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant13_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch17_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant14_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch18_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant15_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch19_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant16_out1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch20_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch21_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Logical_Operator_out1_3          : std_logic;  -- ufix1\n  SIGNAL Switch13_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch33_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant9_out1_1                 : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch11_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant10_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch12_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant11_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch14_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant12_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch15_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch16_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant13_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch17_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant14_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch18_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant15_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch19_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant16_out1_1                : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch20_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch21_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch13_out1_1                  : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant1_out1_1                 : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch3_out1_1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Constant2_out1_1                 : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch2_out1_1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch1_out1_1                   : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Switch34_out1                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Delay_out1_4                     : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Bit_Slice_out1_2                 : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL shift_length_exp_a_cor_out1      : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_2                : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Compare_To_Zero_out1_1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_3         : std_logic;  -- ufix1\n  SIGNAL C1_out1                          : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL exp_a_cor_1_out1                 : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL if_shift_length_exp_a_cor_1_out1 : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL Delay6_out1_2                    : unsigned(4 DOWNTO 0);  -- ufix5\n  SIGNAL bitsll_Sum_shift_length_out1     : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL bitsrl_Sum_1_out1                : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL if_bitget_Sum_Sum_WordLength_out1 : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL Delay15_out1                     : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL C5_out1                          : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL if_exp_norm_cfType_Exponent_I_out1 : unsigned(26 DOWNTO 0);  -- ufix27\n  SIGNAL BitSlice6_out1                   : unsigned(23 DOWNTO 0);  -- ufix24\n  SIGNAL BitSlice5_out1                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice13_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice12_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice10_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice11_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice14_out1_2               : std_logic;  -- ufix1\n  SIGNAL Bit_Slice7_out1_1                : unsigned(2 DOWNTO 0);  -- ufix3\n  SIGNAL Constant1_out1_2                 : std_logic;  -- ufix1\n  SIGNAL Bit_Concat_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_3                 : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_3                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_4          : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_1                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_3                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_4         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_2                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_1         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_1                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_2                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice8_out1_1                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_4                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_1         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_4                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_5          : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_2                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_4                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_5         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_3                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_2         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_2                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_3                   : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_3                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice9_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_5                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_2         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_5                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_6          : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_4                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_5                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_6         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_4                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_3         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_3                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_4                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_5                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_6                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_3         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_6                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_7          : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_5                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_6                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_7         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_6                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_4         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_4                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_5                   : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_5                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_6                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice4_out1_1                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_7                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_4         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_7                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_8          : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_6                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_7                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_8         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_7                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_5         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_6                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_7                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice5_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_8                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_5         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_8                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_9          : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_7                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_8                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_9         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_8                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_6         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_7                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_8                   : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_8                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice6_out1_1                : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Slice_out1_9                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1_6         : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_9                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_10         : std_logic;  -- ufix1\n  SIGNAL Switch6_out1_9                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1_9                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_10        : std_logic;  -- ufix1\n  SIGNAL Bit_Slice3_out1_9                : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1_7         : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_8                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_9                   : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1_10               : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1_11         : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1_11        : std_logic;  -- ufix1\n  SIGNAL Switch7_out1_9                   : std_logic;  -- ufix1\n  SIGNAL Switch3_out1_10                  : std_logic;  -- ufix1\n  SIGNAL Switch2_out1_2                   : std_logic;  -- ufix1\n  SIGNAL Delay_out1_5                     : std_logic;  -- ufix1\n  SIGNAL Delay2_out1_4                    : std_logic;  -- ufix1\n  SIGNAL Delay11_reg                      : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay11_out1                     : std_logic;  -- ufix1\n  SIGNAL BitSlice1_out1                   : std_logic;  -- ufix1\n  SIGNAL sticky_bitget_Sum_1_out1         : std_logic;  -- ufix1\n  SIGNAL Delay10_reg                      : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]\n  SIGNAL Delay10_out1_1                   : std_logic;  -- ufix1\n  SIGNAL if_bitget_Sum_Sum_WordLength_2_out1 : std_logic;  -- ufix1\n  SIGNAL BitSlice_out1_1                  : std_logic;  -- ufix1\n  SIGNAL BitSlice1_out1_1                 : std_logic;  -- ufix1\n  SIGNAL Delay19_out1                     : std_logic;  -- ufix1\n  SIGNAL sticky_bitget_Sum_1_out1_1       : std_logic;  -- ufix1\n  SIGNAL alpha_bitget_Mant_tmp_2_0_out1   : std_logic;  -- ufix1\n  SIGNAL alpha_bitget_Mant_tmp_1_0_out1   : std_logic;  -- ufix1\n  SIGNAL alpha0_out1_2                    : std_logic;  -- ufix1\n  SIGNAL BitSlice4_out1                   : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Bit_Concat_out1_3                : unsigned(23 DOWNTO 0);  -- ufix24\n  SIGNAL cast_2_like_Mant_tmp_out1        : unsigned(23 DOWNTO 0);  -- ufix24\n  SIGNAL Mant_tmp_cast_2_like_Man_out1    : unsigned(23 DOWNTO 0);  -- ufix24\n  SIGNAL if_bitget_Mant_tmp_1_0_out1      : unsigned(23 DOWNTO 0);  -- ufix24\n  SIGNAL Delay_out1_6                     : unsigned(23 DOWNTO 0);  -- ufix24\n  SIGNAL BitSlice2_out1                   : std_logic;  -- ufix1\n  SIGNAL BitSlice4_out1_1                 : std_logic;  -- ufix1\n  SIGNAL C4_out1                          : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Sum_0_out1                       : std_logic;  -- ufix1\n  SIGNAL exp_a_cor_shift_length_out1      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL C2_out1                          : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_shift_length_exp_a_cor_out1   : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay5_out1_3                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL BitSlice2_out1_1                 : std_logic;  -- ufix1\n  SIGNAL C3_out1                          : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_Sum_0_out1                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_bitget_Sum_Sum_WordLength_1_out1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL C_out1_2                         : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL exp_a_cor_1_out1_1               : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_bitget_Sum_Sum_WordLength_1_out1_1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay14_out1                     : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_bitget_Sum_Sum_WordLength_out1_1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay1_out1_4                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL cast_1_like_Exp_out1             : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Exp_cast_1_like_Exp_out1         : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_bitget_Mant_tmp_Mant_tmp_Wor_out1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Exponent_0_out1_2                : std_logic;  -- ufix1\n  SIGNAL BitSlice3_out1_1                 : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Mantissa_0_out1                  : std_logic;  -- ufix1\n  SIGNAL alpha_Exponent_0_Mantissa_out1   : std_logic;  -- ufix1\n  SIGNAL Constant_out1_2                  : std_logic;  -- ufix1\n  SIGNAL Switch_out1_1                    : std_logic;  -- ufix1\n  SIGNAL Delay14_reg                      : std_logic_vector(7 DOWNTO 0);  -- ufix1 [8]\n  SIGNAL Delay14_out1_1                   : std_logic;  -- ufix1\n  SIGNAL alpha_aSign_1_bSign_1_out1       : std_logic;  -- ufix1\n  SIGNAL Delay13_reg                      : std_logic_vector(7 DOWNTO 0);  -- ufix1 [8]\n  SIGNAL Delay13_out1_1                   : std_logic;  -- ufix1\n  SIGNAL if_Exponent_0_Mantissa_out1      : std_logic;  -- ufix1\n  SIGNAL Delay6_out1_3                    : std_logic;  -- ufix1\n  SIGNAL Delay15_reg                      : vector_of_unsigned8(0 TO 7);  -- ufix8 [8]\n  SIGNAL Delay15_out1_1                   : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL if_aExponent_cfType_Exponent_out1 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay7_out1_2                    : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL opp_signs_exp_b_cfType_out1      : std_logic;  -- ufix1\n  SIGNAL mant_a_0_out1                    : std_logic;  -- ufix1\n  SIGNAL alpha_mant_a_0_opp_signs_out1    : std_logic;  -- ufix1\n  SIGNAL BitSet_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL if_mant_a_0_opp_signs_out1       : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay2_out1_5                    : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay17_reg                      : vector_of_unsigned23(0 TO 6);  -- ufix23 [7]\n  SIGNAL Delay17_out1                     : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL if_aExponent_cfType_Exponent_1_out1 : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay8_out1_1                    : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  nfp_in1_unsigned <= unsigned(nfp_in1);\n\n  -- Split 32 bit word into FP sign, exponent, mantissa\n  AS <= nfp_in1_unsigned(31);\n  AE <= nfp_in1_unsigned(30 DOWNTO 23);\n  AM <= nfp_in1_unsigned(22 DOWNTO 0);\n\n  Delay1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay1_out1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay1_out1 <= AE;\n      END IF;\n    END IF;\n  END PROCESS Delay1_process;\n\n\n  nfp_in2_unsigned <= unsigned(nfp_in2);\n\n  -- Split 32 bit word into FP sign, exponent, mantissa\n  BS <= nfp_in2_unsigned(31);\n  BE <= nfp_in2_unsigned(30 DOWNTO 23);\n  BM <= nfp_in2_unsigned(22 DOWNTO 0);\n\n  Delay4_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay4_out1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay4_out1 <= BE;\n      END IF;\n    END IF;\n  END PROCESS Delay4_process;\n\n\n  \n  Relational_Operator1_out1 <= '1' WHEN Delay1_out1 = Delay4_out1 ELSE\n      '0';\n\n  Delay2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_out1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay2_out1 <= AM;\n      END IF;\n    END IF;\n  END PROCESS Delay2_process;\n\n\n  Delay5_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay5_out1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay5_out1 <= BM;\n      END IF;\n    END IF;\n  END PROCESS Delay5_process;\n\n\n  \n  Relational_Operator_out1 <= '1' WHEN Delay1_out1 > Delay4_out1 ELSE\n      '0';\n\n  \n  bitconcat_aExponent_aMantissa_out1 <= '1' WHEN Delay2_out1 >= Delay5_out1 ELSE\n      '0';\n\n  Logical_Operator_out1 <= Relational_Operator1_out1 AND bitconcat_aExponent_aMantissa_out1;\n\n  Logical_Operator1_out1 <= Relational_Operator_out1 OR Logical_Operator_out1;\n\n  Delay_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay_out1 <= Logical_Operator1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_process;\n\n\n  Delay2_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_out1_1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay2_out1_1 <= Delay4_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_1_process;\n\n\n  Delay5_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay5_out1_1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay5_out1_1 <= Delay1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay5_1_process;\n\n\n  \n  if_bitconcat_aExponent_aMantiss_out1 <= Delay2_out1_1 WHEN Delay_out1 = '0' ELSE\n      Delay5_out1_1;\n\n  \n  aExponent_cfType_Exponent_I_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_out1 = to_unsigned(16#FF#, 8) ELSE\n      '0';\n\n  Delay18_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay18_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay18_reg(0) <= aExponent_cfType_Exponent_I_out1;\n        Delay18_reg(7 DOWNTO 1) <= Delay18_reg(6 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS Delay18_process;\n\n  Delay18_out1 <= Delay18_reg(7);\n\n  \n  Exponent_0_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_out1 = to_unsigned(16#00#, 8) ELSE\n      '0';\n\n  C_out1 <= to_unsigned(16#01#, 8);\n\n  \n  if_Exponent_0_out1 <= if_bitconcat_aExponent_aMantiss_out1 WHEN Exponent_0_out1 = '0' ELSE\n      C_out1;\n\n  Delay_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1_1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay_out1_1 <= if_Exponent_0_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_1_process;\n\n\n  Delay2_2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_reg <= (OTHERS => to_unsigned(16#00#, 8));\n      ELSIF enb = '1' THEN\n        Delay2_reg(0) <= Delay_out1_1;\n        Delay2_reg(1 TO 3) <= Delay2_reg(0 TO 2);\n      END IF;\n    END IF;\n  END PROCESS Delay2_2_process;\n\n  Delay2_out1_2 <= Delay2_reg(3);\n\n  Delay8_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay8_out1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay8_out1 <= Delay2_out1_2;\n      END IF;\n    END IF;\n  END PROCESS Delay8_process;\n\n\n  \n  exp_norm_cfType_Exponent_In_out1 <= '1' WHEN Delay8_out1 = to_unsigned(16#FE#, 8) ELSE\n      '0';\n\n  alpha_Exponent_0_cfType_Exp_out1 <= aExponent_cfType_Exponent_I_out1 OR Exponent_0_out1;\n\n  alpha1_out1 <= to_unsigned(16#1#, 3);\n\n  alpha0_out1 <= to_unsigned(16#0#, 3);\n\n  \n  if_Exponent_0_cfType_Exp_out1 <= alpha1_out1 WHEN alpha_Exponent_0_cfType_Exp_out1 = '0' ELSE\n      alpha0_out1;\n\n  Delay1_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay1_out1_1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay1_out1_1 <= Delay5_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_1_process;\n\n\n  Delay4_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay4_out1_1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay4_out1_1 <= Delay2_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay4_1_process;\n\n\n  \n  if_bitconcat_aExponent_aMantiss_1_out1 <= Delay1_out1_1 WHEN Delay_out1 = '0' ELSE\n      Delay4_out1_1;\n\n  Bit_Concat_out1 <= if_Exponent_0_cfType_Exp_out1 & if_bitconcat_aExponent_aMantiss_1_out1;\n\n  alpha0_1_out1 <= to_unsigned(16#0#, 2);\n\n  Bit_Concat1_out1 <= Bit_Concat_out1 & alpha0_1_out1;\n\n  Data_Type_Conversion_out1 <= signed(Bit_Concat1_out1);\n\n  Delay2_3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_out1_3 <= to_signed(16#0000000#, 28);\n      ELSIF enb = '1' THEN\n        Delay2_out1_3 <= Data_Type_Conversion_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_3_process;\n\n\n  Delay5_2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay5_reg <= (OTHERS => to_signed(16#0000000#, 28));\n      ELSIF enb = '1' THEN\n        Delay5_reg(0) <= Delay2_out1_3;\n        Delay5_reg(1) <= Delay5_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay5_2_process;\n\n  Delay5_out1_2 <= Delay5_reg(1);\n\n  Delay3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay3_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay3_out1 <= BS;\n      END IF;\n    END IF;\n  END PROCESS Delay3_process;\n\n\n  Delay3_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay3_out1_1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay3_out1_1 <= Delay3_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay3_1_process;\n\n\n  Delay6_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay6_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay6_reg(0) <= AS;\n        Delay6_reg(1) <= Delay6_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay6_process;\n\n  Delay6_out1 <= Delay6_reg(1);\n\n  \n  if_bitconcat_aExponent_aMantiss_2_out1 <= Delay3_out1_1 WHEN Delay_out1 = '0' ELSE\n      Delay6_out1;\n\n  \n  if_bitconcat_aExponent_aMantiss_5_out1 <= Delay6_out1 WHEN Delay_out1 = '0' ELSE\n      Delay3_out1_1;\n\n  bitxor_out1 <= if_bitconcat_aExponent_aMantiss_2_out1 XOR if_bitconcat_aExponent_aMantiss_5_out1;\n\n  Delay10_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay10_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay10_out1 <= bitxor_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay10_process;\n\n\n  \n  if_bitconcat_aExponent_aMantiss_3_out1 <= Delay5_out1_1 WHEN Delay_out1 = '0' ELSE\n      Delay2_out1_1;\n\n  \n  exp_b_cfType_Exponent_Inf_o_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_3_out1 = to_unsigned(16#FF#, 8) ELSE\n      '0';\n\n  \n  Exponent_0_out1_1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_3_out1 = to_unsigned(16#00#, 8) ELSE\n      '0';\n\n  alpha_Exponent_0_cfType_Exp_out1_1 <= exp_b_cfType_Exponent_Inf_o_out1 OR Exponent_0_out1_1;\n\n  alpha1_out1_1 <= to_unsigned(16#1#, 3);\n\n  alpha0_out1_1 <= to_unsigned(16#0#, 3);\n\n  \n  if_Exponent_0_cfType_Exp_out1_1 <= alpha1_out1_1 WHEN alpha_Exponent_0_cfType_Exp_out1_1 = '0' ELSE\n      alpha0_out1_1;\n\n  \n  if_bitconcat_aExponent_aMantiss_4_out1 <= Delay4_out1_1 WHEN Delay_out1 = '0' ELSE\n      Delay1_out1_1;\n\n  Bit_Concat_out1_1 <= if_Exponent_0_cfType_Exp_out1_1 & if_bitconcat_aExponent_aMantiss_4_out1;\n\n  alpha0_1_out1_1 <= to_unsigned(16#0#, 2);\n\n  Bit_Concat1_out1_1 <= Bit_Concat_out1_1 & alpha0_1_out1_1;\n\n  Data_Type_Conversion_out1_1 <= signed(Bit_Concat1_out1_1);\n\n  Delay1_2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay1_out1_2 <= to_signed(16#0000000#, 28);\n      ELSIF enb = '1' THEN\n        Delay1_out1_2 <= Data_Type_Conversion_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_2_process;\n\n\n  alpha_mant_b_ext_in0 <=  - (resize(Delay1_out1_2, 29));\n  alpha_mant_b_ext_out1 <= alpha_mant_b_ext_in0(27 DOWNTO 0);\n\n  \n  if_opp_Sign_out1 <= Delay1_out1_2 WHEN Delay10_out1 = '0' ELSE\n      alpha_mant_b_ext_out1;\n\n  Delay6_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay6_out1_1 <= to_signed(16#0000000#, 28);\n      ELSIF enb = '1' THEN\n        Delay6_out1_1 <= if_opp_Sign_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_1_process;\n\n\n  C_out1_1 <= to_unsigned(16#01#, 8);\n\n  \n  if_Exponent_0_out1_1 <= if_bitconcat_aExponent_aMantiss_3_out1 WHEN Exponent_0_out1_1 = '0' ELSE\n      C_out1_1;\n\n  Delay_2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1_2 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay_out1_2 <= if_Exponent_0_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay_2_process;\n\n\n  storedInteger_exp_a_cor_sto_sub_cast <= signed(resize(Delay_out1_1, 32));\n  storedInteger_exp_a_cor_sto_sub_cast_1 <= signed(resize(Delay_out1_2, 32));\n  storedInteger_exp_a_cor_sto_out1 <= storedInteger_exp_a_cor_sto_sub_cast - storedInteger_exp_a_cor_sto_sub_cast_1;\n\n  Bit_Slice2_out1 <= unsigned(storedInteger_exp_a_cor_sto_out1(7 DOWNTO 5));\n\n  \n  Compare_To_Zero_out1 <= '1' WHEN Bit_Slice2_out1 = to_unsigned(16#0#, 3) ELSE\n      '0';\n\n  Constant_out1 <= to_unsigned(16#1F#, 5);\n\n  Bit_Slice_out1 <= unsigned(storedInteger_exp_a_cor_sto_out1(4 DOWNTO 0));\n\n  \n  if_opp_Sign_1_out1 <= Constant_out1 WHEN Compare_To_Zero_out1 = '0' ELSE\n      Bit_Slice_out1;\n\n  Delay7_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay7_out1 <= to_unsigned(16#00#, 5);\n      ELSIF enb = '1' THEN\n        Delay7_out1 <= if_opp_Sign_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_process;\n\n\n  bitsra_mant_b_ext_shift_lengt_out1 <= SHIFT_RIGHT(Delay6_out1_1, to_integer(Delay7_out1));\n\n  Delay1_3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay1_out1_3 <= to_signed(16#0000000#, 28);\n      ELSIF enb = '1' THEN\n        Delay1_out1_3 <= bitsra_mant_b_ext_shift_lengt_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_3_process;\n\n\n  mant_a_ext_mant_b_shifted_add_temp <= resize(Delay5_out1_2, 32) + resize(Delay1_out1_3, 32);\n  mant_a_ext_mant_b_shifted_out1 <= unsigned(mant_a_ext_mant_b_shifted_add_temp(26 DOWNTO 0));\n\n  Delay_3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1_3 <= to_unsigned(16#0000000#, 27);\n      ELSIF enb = '1' THEN\n        Delay_out1_3 <= mant_a_ext_mant_b_shifted_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_3_process;\n\n\n  BitSlice_out1 <= Delay_out1_3(26);\n\n  Delay9_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay9_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay9_reg(0) <= BitSlice_out1;\n        Delay9_reg(1) <= Delay9_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay9_process;\n\n  Delay9_out1 <= Delay9_reg(1);\n\n  Logical_Operator_out1_1 <= exp_norm_cfType_Exponent_In_out1 AND Delay9_out1;\n\n  Delay13_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay13_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay13_out1 <= Logical_Operator_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay13_process;\n\n\n  Delay7_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay7_reg <= (OTHERS => to_unsigned(16#0000000#, 27));\n      ELSIF enb = '1' THEN\n        Delay7_reg(0) <= Delay_out1_3;\n        Delay7_reg(1) <= Delay7_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay7_1_process;\n\n  Delay7_out1_1 <= Delay7_reg(1);\n\n  BitSlice3_out1 <= Delay_out1_3(25 DOWNTO 0);\n\n  Bit_Slice5_out1 <= BitSlice3_out1(25);\n\n  Bit_Slice3_out1 <= BitSlice3_out1(24);\n\n  Logical_Operator1_out1_1 <= Bit_Slice5_out1 OR Bit_Slice3_out1;\n\n  Bit_Slice2_out1_1 <= BitSlice3_out1(23 DOWNTO 16);\n\n  Bit_Slice16_out1 <= Bit_Slice2_out1_1(7);\n\n  Bit_Slice15_out1 <= Bit_Slice2_out1_1(6);\n\n  Logical_Operator5_out1 <= Bit_Slice16_out1 OR Bit_Slice15_out1;\n\n  Bit_Slice14_out1 <= Bit_Slice2_out1_1(5);\n\n  Bit_Slice13_out1 <= Bit_Slice2_out1_1(4);\n\n  Logical_Operator7_out1 <= Bit_Slice14_out1 OR Bit_Slice13_out1;\n\n  Logical_Operator6_out1 <= Logical_Operator5_out1 OR Logical_Operator7_out1;\n\n  Bit_Slice12_out1 <= Bit_Slice2_out1_1(3);\n\n  Bit_Slice11_out1 <= Bit_Slice2_out1_1(2);\n\n  Logical_Operator4_out1 <= Bit_Slice12_out1 OR Bit_Slice11_out1;\n\n  Bit_Slice10_out1 <= Bit_Slice2_out1_1(1);\n\n  Bit_Slice9_out1 <= Bit_Slice2_out1_1(0);\n\n  Logical_Operator14_out1 <= Bit_Slice10_out1 OR Bit_Slice9_out1;\n\n  Logical_Operator13_out1 <= Logical_Operator4_out1 OR Logical_Operator14_out1;\n\n  Logical_Operator12_out1 <= Logical_Operator6_out1 OR Logical_Operator13_out1;\n\n  Bit_Slice1_out1 <= BitSlice3_out1(15 DOWNTO 8);\n\n  Bit_Slice16_out1_1 <= Bit_Slice1_out1(7);\n\n  Bit_Slice15_out1_1 <= Bit_Slice1_out1(6);\n\n  Logical_Operator5_out1_1 <= Bit_Slice16_out1_1 OR Bit_Slice15_out1_1;\n\n  Bit_Slice14_out1_1 <= Bit_Slice1_out1(5);\n\n  Bit_Slice13_out1_1 <= Bit_Slice1_out1(4);\n\n  Logical_Operator7_out1_1 <= Bit_Slice14_out1_1 OR Bit_Slice13_out1_1;\n\n  Logical_Operator6_out1_1 <= Logical_Operator5_out1_1 OR Logical_Operator7_out1_1;\n\n  Bit_Slice12_out1_1 <= Bit_Slice1_out1(3);\n\n  Bit_Slice11_out1_1 <= Bit_Slice1_out1(2);\n\n  Logical_Operator4_out1_1 <= Bit_Slice12_out1_1 OR Bit_Slice11_out1_1;\n\n  Bit_Slice10_out1_1 <= Bit_Slice1_out1(1);\n\n  Bit_Slice9_out1_1 <= Bit_Slice1_out1(0);\n\n  Logical_Operator14_out1_1 <= Bit_Slice10_out1_1 OR Bit_Slice9_out1_1;\n\n  Logical_Operator13_out1_1 <= Logical_Operator4_out1_1 OR Logical_Operator14_out1_1;\n\n  Bit_Slice4_out1 <= BitSlice3_out1(7 DOWNTO 0);\n\n  Bit_Slice8_out1 <= Bit_Slice4_out1(7);\n\n  Bit_Slice7_out1 <= Bit_Slice4_out1(6);\n\n  Logical_Operator1_out1_2 <= Bit_Slice8_out1 OR Bit_Slice7_out1;\n\n  Bit_Slice6_out1 <= Bit_Slice4_out1(5);\n\n  Bit_Slice5_out1_1 <= Bit_Slice4_out1(4);\n\n  Logical_Operator3_out1 <= Bit_Slice6_out1 OR Bit_Slice5_out1_1;\n\n  Bit_Slice3_out1_1 <= Bit_Slice4_out1(3);\n\n  Bit_Slice2_out1_2 <= Bit_Slice4_out1(2);\n\n  Bit_Slice1_out1_1 <= Bit_Slice4_out1(1);\n\n  Bit_Slice_out1_1 <= Bit_Slice4_out1(0);\n\n  Constant_out1_1 <= to_unsigned(16#1A#, 5);\n\n  Constant1_out1 <= to_unsigned(16#19#, 5);\n\n  \n  Switch_out1 <= Constant_out1_1 WHEN Bit_Slice_out1_1 = '0' ELSE\n      Constant1_out1;\n\n  Logical_Operator_out1_2 <= Bit_Slice3_out1_1 OR Bit_Slice2_out1_2;\n\n  Constant2_out1 <= to_unsigned(16#18#, 5);\n\n  \n  Switch1_out1 <= Switch_out1 WHEN Bit_Slice1_out1_1 = '0' ELSE\n      Constant2_out1;\n\n  Constant3_out1 <= to_unsigned(16#17#, 5);\n\n  \n  Switch2_out1 <= Constant_out1_1 WHEN Bit_Slice2_out1_2 = '0' ELSE\n      Constant3_out1;\n\n  Constant4_out1 <= to_unsigned(16#16#, 5);\n\n  Logical_Operator2_out1 <= Logical_Operator1_out1_2 OR Logical_Operator3_out1;\n\n  \n  Switch3_out1 <= Switch2_out1 WHEN Bit_Slice3_out1_1 = '0' ELSE\n      Constant4_out1;\n\n  \n  Switch4_out1 <= Switch1_out1 WHEN Logical_Operator_out1_2 = '0' ELSE\n      Switch3_out1;\n\n  Constant5_out1 <= to_unsigned(16#15#, 5);\n\n  \n  Switch5_out1 <= Constant_out1_1 WHEN Bit_Slice5_out1_1 = '0' ELSE\n      Constant5_out1;\n\n  Constant6_out1 <= to_unsigned(16#14#, 5);\n\n  \n  Switch6_out1 <= Switch5_out1 WHEN Bit_Slice6_out1 = '0' ELSE\n      Constant6_out1;\n\n  Constant7_out1 <= to_unsigned(16#13#, 5);\n\n  \n  Switch7_out1 <= Constant_out1_1 WHEN Bit_Slice7_out1 = '0' ELSE\n      Constant7_out1;\n\n  Constant8_out1 <= to_unsigned(16#12#, 5);\n\n  \n  Switch8_out1 <= Switch7_out1 WHEN Bit_Slice8_out1 = '0' ELSE\n      Constant8_out1;\n\n  Logical_Operator12_out1_1 <= Logical_Operator6_out1_1 OR Logical_Operator13_out1_1;\n\n  \n  Switch9_out1 <= Switch6_out1 WHEN Logical_Operator1_out1_2 = '0' ELSE\n      Switch8_out1;\n\n  \n  Switch10_out1 <= Switch4_out1 WHEN Logical_Operator2_out1 = '0' ELSE\n      Switch9_out1;\n\n  Constant9_out1 <= to_unsigned(16#11#, 5);\n\n  \n  Switch11_out1 <= Constant_out1_1 WHEN Bit_Slice9_out1_1 = '0' ELSE\n      Constant9_out1;\n\n  Constant10_out1 <= to_unsigned(16#10#, 5);\n\n  \n  Switch12_out1 <= Switch11_out1 WHEN Bit_Slice10_out1_1 = '0' ELSE\n      Constant10_out1;\n\n  Constant11_out1 <= to_unsigned(16#0F#, 5);\n\n  \n  Switch14_out1 <= Constant_out1_1 WHEN Bit_Slice11_out1_1 = '0' ELSE\n      Constant11_out1;\n\n  Constant12_out1 <= to_unsigned(16#0E#, 5);\n\n  \n  Switch15_out1 <= Switch14_out1 WHEN Bit_Slice12_out1_1 = '0' ELSE\n      Constant12_out1;\n\n  \n  Switch16_out1 <= Switch12_out1 WHEN Logical_Operator4_out1_1 = '0' ELSE\n      Switch15_out1;\n\n  Constant13_out1 <= to_unsigned(16#0D#, 5);\n\n  \n  Switch17_out1 <= Constant_out1_1 WHEN Bit_Slice13_out1_1 = '0' ELSE\n      Constant13_out1;\n\n  Constant14_out1 <= to_unsigned(16#0C#, 5);\n\n  \n  Switch18_out1 <= Switch17_out1 WHEN Bit_Slice14_out1_1 = '0' ELSE\n      Constant14_out1;\n\n  Constant15_out1 <= to_unsigned(16#0B#, 5);\n\n  \n  Switch19_out1 <= Constant_out1_1 WHEN Bit_Slice15_out1_1 = '0' ELSE\n      Constant15_out1;\n\n  Constant16_out1 <= to_unsigned(16#0A#, 5);\n\n  \n  Switch20_out1 <= Switch19_out1 WHEN Bit_Slice16_out1_1 = '0' ELSE\n      Constant16_out1;\n\n  \n  Switch21_out1 <= Switch18_out1 WHEN Logical_Operator5_out1_1 = '0' ELSE\n      Switch20_out1;\n\n  Logical_Operator_out1_3 <= Logical_Operator1_out1_1 OR Logical_Operator12_out1;\n\n  \n  Switch13_out1 <= Switch16_out1 WHEN Logical_Operator6_out1_1 = '0' ELSE\n      Switch21_out1;\n\n  \n  Switch33_out1 <= Switch10_out1 WHEN Logical_Operator12_out1_1 = '0' ELSE\n      Switch13_out1;\n\n  Constant9_out1_1 <= to_unsigned(16#09#, 5);\n\n  \n  Switch11_out1_1 <= Constant_out1_1 WHEN Bit_Slice9_out1 = '0' ELSE\n      Constant9_out1_1;\n\n  Constant10_out1_1 <= to_unsigned(16#08#, 5);\n\n  \n  Switch12_out1_1 <= Switch11_out1_1 WHEN Bit_Slice10_out1 = '0' ELSE\n      Constant10_out1_1;\n\n  Constant11_out1_1 <= to_unsigned(16#07#, 5);\n\n  \n  Switch14_out1_1 <= Constant_out1_1 WHEN Bit_Slice11_out1 = '0' ELSE\n      Constant11_out1_1;\n\n  Constant12_out1_1 <= to_unsigned(16#06#, 5);\n\n  \n  Switch15_out1_1 <= Switch14_out1_1 WHEN Bit_Slice12_out1 = '0' ELSE\n      Constant12_out1_1;\n\n  \n  Switch16_out1_1 <= Switch12_out1_1 WHEN Logical_Operator4_out1 = '0' ELSE\n      Switch15_out1_1;\n\n  Constant13_out1_1 <= to_unsigned(16#05#, 5);\n\n  \n  Switch17_out1_1 <= Constant_out1_1 WHEN Bit_Slice13_out1 = '0' ELSE\n      Constant13_out1_1;\n\n  Constant14_out1_1 <= to_unsigned(16#04#, 5);\n\n  \n  Switch18_out1_1 <= Switch17_out1_1 WHEN Bit_Slice14_out1 = '0' ELSE\n      Constant14_out1_1;\n\n  Constant15_out1_1 <= to_unsigned(16#03#, 5);\n\n  \n  Switch19_out1_1 <= Constant_out1_1 WHEN Bit_Slice15_out1 = '0' ELSE\n      Constant15_out1_1;\n\n  Constant16_out1_1 <= to_unsigned(16#02#, 5);\n\n  \n  Switch20_out1_1 <= Switch19_out1_1 WHEN Bit_Slice16_out1 = '0' ELSE\n      Constant16_out1_1;\n\n  \n  Switch21_out1_1 <= Switch18_out1_1 WHEN Logical_Operator5_out1 = '0' ELSE\n      Switch20_out1_1;\n\n  \n  Switch13_out1_1 <= Switch16_out1_1 WHEN Logical_Operator6_out1 = '0' ELSE\n      Switch21_out1_1;\n\n  Constant1_out1_1 <= to_unsigned(16#01#, 5);\n\n  \n  Switch3_out1_1 <= Constant_out1_1 WHEN Bit_Slice3_out1 = '0' ELSE\n      Constant1_out1_1;\n\n  Constant2_out1_1 <= to_unsigned(16#00#, 5);\n\n  \n  Switch2_out1_1 <= Switch3_out1_1 WHEN Bit_Slice5_out1 = '0' ELSE\n      Constant2_out1_1;\n\n  \n  Switch1_out1_1 <= Switch13_out1_1 WHEN Logical_Operator1_out1_1 = '0' ELSE\n      Switch2_out1_1;\n\n  \n  Switch34_out1 <= Switch33_out1 WHEN Logical_Operator_out1_3 = '0' ELSE\n      Switch1_out1_1;\n\n  Delay_4_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1_4 <= to_unsigned(16#00#, 5);\n      ELSIF enb = '1' THEN\n        Delay_out1_4 <= Switch34_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_4_process;\n\n\n  Bit_Slice_out1_2 <= Delay2_out1_2(4 DOWNTO 0);\n\n  \n  shift_length_exp_a_cor_out1 <= '1' WHEN Delay_out1_4 >= Bit_Slice_out1_2 ELSE\n      '0';\n\n  Bit_Slice1_out1_2 <= Delay2_out1_2(7 DOWNTO 5);\n\n  \n  Compare_To_Zero_out1_1 <= '1' WHEN Bit_Slice1_out1_2 = to_unsigned(16#0#, 3) ELSE\n      '0';\n\n  Logical_Operator1_out1_3 <= shift_length_exp_a_cor_out1 AND Compare_To_Zero_out1_1;\n\n  C1_out1 <= to_unsigned(16#01#, 8);\n\n  exp_a_cor_1_out1 <= Bit_Slice_out1_2 - resize(C1_out1, 5);\n\n  \n  if_shift_length_exp_a_cor_1_out1 <= Delay_out1_4 WHEN Logical_Operator1_out1_3 = '0' ELSE\n      exp_a_cor_1_out1;\n\n  Delay6_2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay6_out1_2 <= to_unsigned(16#00#, 5);\n      ELSIF enb = '1' THEN\n        Delay6_out1_2 <= if_shift_length_exp_a_cor_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_2_process;\n\n\n  bitsll_Sum_shift_length_out1 <= Delay7_out1_1 sll to_integer(Delay6_out1_2);\n\n  bitsrl_Sum_1_out1 <= Delay7_out1_1 srl 1;\n\n  \n  if_bitget_Sum_Sum_WordLength_out1 <= bitsll_Sum_shift_length_out1 WHEN Delay9_out1 = '0' ELSE\n      bitsrl_Sum_1_out1;\n\n  Delay15_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay15_out1 <= to_unsigned(16#0000000#, 27);\n      ELSIF enb = '1' THEN\n        Delay15_out1 <= if_bitget_Sum_Sum_WordLength_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay15_process;\n\n\n  C5_out1 <= to_unsigned(16#0000000#, 27);\n\n  \n  if_exp_norm_cfType_Exponent_I_out1 <= Delay15_out1 WHEN Delay13_out1 = '0' ELSE\n      C5_out1;\n\n  BitSlice6_out1 <= if_exp_norm_cfType_Exponent_I_out1(24 DOWNTO 1);\n\n  BitSlice5_out1 <= if_exp_norm_cfType_Exponent_I_out1(0);\n\n  Bit_Slice13_out1_2 <= Delay7_out1(4);\n\n  Bit_Slice12_out1_2 <= Delay7_out1(3);\n\n  Bit_Slice10_out1_2 <= Delay7_out1(2);\n\n  Bit_Slice11_out1_2 <= Delay7_out1(1);\n\n  Bit_Slice14_out1_2 <= Delay7_out1(0);\n\n  Bit_Slice7_out1_1 <= unsigned(Delay6_out1_1(2 DOWNTO 0));\n\n  Constant1_out1_2 <= '0';\n\n  Bit_Concat_out1_2 <= Bit_Slice7_out1_1 & Constant1_out1_2;\n\n  Bit_Slice_out1_3 <= Bit_Concat_out1_2(0);\n\n  Bit_Slice1_out1_3 <= Bit_Concat_out1_2(1);\n\n  Logical_Operator_out1_4 <= Bit_Slice1_out1_3 OR Bit_Slice_out1_3;\n\n  \n  Switch6_out1_1 <= Bit_Slice_out1_3 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_4;\n\n  Bit_Slice2_out1_3 <= Bit_Concat_out1_2(2);\n\n  Logical_Operator1_out1_4 <= Bit_Slice2_out1_3 OR Logical_Operator_out1_4;\n\n  Bit_Slice3_out1_2 <= Bit_Concat_out1_2(3);\n\n  Logical_Operator2_out1_1 <= Bit_Slice3_out1_2 OR Logical_Operator1_out1_4;\n\n  \n  Switch7_out1_1 <= Logical_Operator1_out1_4 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_1;\n\n  \n  Switch3_out1_2 <= Switch6_out1_1 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_1;\n\n  Bit_Slice8_out1_1 <= unsigned(Delay6_out1_1(6 DOWNTO 3));\n\n  Bit_Slice_out1_4 <= Bit_Slice8_out1_1(0);\n\n  Logical_Operator3_out1_1 <= Bit_Slice_out1_4 OR Logical_Operator2_out1_1;\n\n  Bit_Slice1_out1_4 <= Bit_Slice8_out1_1(1);\n\n  Logical_Operator_out1_5 <= Bit_Slice1_out1_4 OR Logical_Operator3_out1_1;\n\n  \n  Switch6_out1_2 <= Logical_Operator3_out1_1 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_5;\n\n  Bit_Slice2_out1_4 <= Bit_Slice8_out1_1(2);\n\n  Logical_Operator1_out1_5 <= Bit_Slice2_out1_4 OR Logical_Operator_out1_5;\n\n  Bit_Slice3_out1_3 <= Bit_Slice8_out1_1(3);\n\n  Logical_Operator2_out1_2 <= Bit_Slice3_out1_3 OR Logical_Operator1_out1_5;\n\n  \n  Switch7_out1_2 <= Logical_Operator1_out1_5 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_2;\n\n  \n  Switch3_out1_3 <= Switch6_out1_2 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_2;\n\n  \n  Switch6_out1_3 <= Switch3_out1_2 WHEN Bit_Slice10_out1_2 = '0' ELSE\n      Switch3_out1_3;\n\n  Bit_Slice9_out1_2 <= unsigned(Delay6_out1_1(10 DOWNTO 7));\n\n  Bit_Slice_out1_5 <= Bit_Slice9_out1_2(0);\n\n  Logical_Operator3_out1_2 <= Bit_Slice_out1_5 OR Logical_Operator2_out1_2;\n\n  Bit_Slice1_out1_5 <= Bit_Slice9_out1_2(1);\n\n  Logical_Operator_out1_6 <= Bit_Slice1_out1_5 OR Logical_Operator3_out1_2;\n\n  \n  Switch6_out1_4 <= Logical_Operator3_out1_2 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_6;\n\n  Bit_Slice2_out1_5 <= Bit_Slice9_out1_2(2);\n\n  Logical_Operator1_out1_6 <= Bit_Slice2_out1_5 OR Logical_Operator_out1_6;\n\n  Bit_Slice3_out1_4 <= Bit_Slice9_out1_2(3);\n\n  Logical_Operator2_out1_3 <= Bit_Slice3_out1_4 OR Logical_Operator1_out1_6;\n\n  \n  Switch7_out1_3 <= Logical_Operator1_out1_6 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_3;\n\n  \n  Switch3_out1_4 <= Switch6_out1_4 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_3;\n\n  Bit_Slice3_out1_5 <= unsigned(Delay6_out1_1(14 DOWNTO 11));\n\n  Bit_Slice_out1_6 <= Bit_Slice3_out1_5(0);\n\n  Logical_Operator3_out1_3 <= Bit_Slice_out1_6 OR Logical_Operator2_out1_3;\n\n  Bit_Slice1_out1_6 <= Bit_Slice3_out1_5(1);\n\n  Logical_Operator_out1_7 <= Bit_Slice1_out1_6 OR Logical_Operator3_out1_3;\n\n  \n  Switch6_out1_5 <= Logical_Operator3_out1_3 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_7;\n\n  Bit_Slice2_out1_6 <= Bit_Slice3_out1_5(2);\n\n  Logical_Operator1_out1_7 <= Bit_Slice2_out1_6 OR Logical_Operator_out1_7;\n\n  Bit_Slice3_out1_6 <= Bit_Slice3_out1_5(3);\n\n  Logical_Operator2_out1_4 <= Bit_Slice3_out1_6 OR Logical_Operator1_out1_7;\n\n  \n  Switch7_out1_4 <= Logical_Operator1_out1_7 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_4;\n\n  \n  Switch3_out1_5 <= Switch6_out1_5 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_4;\n\n  \n  Switch7_out1_5 <= Switch3_out1_4 WHEN Bit_Slice10_out1_2 = '0' ELSE\n      Switch3_out1_5;\n\n  \n  Switch3_out1_6 <= Switch6_out1_3 WHEN Bit_Slice12_out1_2 = '0' ELSE\n      Switch7_out1_5;\n\n  Bit_Slice4_out1_1 <= unsigned(Delay6_out1_1(18 DOWNTO 15));\n\n  Bit_Slice_out1_7 <= Bit_Slice4_out1_1(0);\n\n  Logical_Operator3_out1_4 <= Bit_Slice_out1_7 OR Logical_Operator2_out1_4;\n\n  Bit_Slice1_out1_7 <= Bit_Slice4_out1_1(1);\n\n  Logical_Operator_out1_8 <= Bit_Slice1_out1_7 OR Logical_Operator3_out1_4;\n\n  \n  Switch6_out1_6 <= Logical_Operator3_out1_4 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_8;\n\n  Bit_Slice2_out1_7 <= Bit_Slice4_out1_1(2);\n\n  Logical_Operator1_out1_8 <= Bit_Slice2_out1_7 OR Logical_Operator_out1_8;\n\n  Bit_Slice3_out1_7 <= Bit_Slice4_out1_1(3);\n\n  Logical_Operator2_out1_5 <= Bit_Slice3_out1_7 OR Logical_Operator1_out1_8;\n\n  \n  Switch7_out1_6 <= Logical_Operator1_out1_8 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_5;\n\n  \n  Switch3_out1_7 <= Switch6_out1_6 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_6;\n\n  Bit_Slice5_out1_2 <= unsigned(Delay6_out1_1(22 DOWNTO 19));\n\n  Bit_Slice_out1_8 <= Bit_Slice5_out1_2(0);\n\n  Logical_Operator3_out1_5 <= Bit_Slice_out1_8 OR Logical_Operator2_out1_5;\n\n  Bit_Slice1_out1_8 <= Bit_Slice5_out1_2(1);\n\n  Logical_Operator_out1_9 <= Bit_Slice1_out1_8 OR Logical_Operator3_out1_5;\n\n  \n  Switch6_out1_7 <= Logical_Operator3_out1_5 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_9;\n\n  Bit_Slice2_out1_8 <= Bit_Slice5_out1_2(2);\n\n  Logical_Operator1_out1_9 <= Bit_Slice2_out1_8 OR Logical_Operator_out1_9;\n\n  Bit_Slice3_out1_8 <= Bit_Slice5_out1_2(3);\n\n  Logical_Operator2_out1_6 <= Bit_Slice3_out1_8 OR Logical_Operator1_out1_9;\n\n  \n  Switch7_out1_7 <= Logical_Operator1_out1_9 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_6;\n\n  \n  Switch3_out1_8 <= Switch6_out1_7 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_7;\n\n  \n  Switch6_out1_8 <= Switch3_out1_7 WHEN Bit_Slice10_out1_2 = '0' ELSE\n      Switch3_out1_8;\n\n  Bit_Slice6_out1_1 <= unsigned(Delay6_out1_1(26 DOWNTO 23));\n\n  Bit_Slice_out1_9 <= Bit_Slice6_out1_1(0);\n\n  Logical_Operator3_out1_6 <= Bit_Slice_out1_9 OR Logical_Operator2_out1_6;\n\n  Bit_Slice1_out1_9 <= Bit_Slice6_out1_1(1);\n\n  Logical_Operator_out1_10 <= Bit_Slice1_out1_9 OR Logical_Operator3_out1_6;\n\n  \n  Switch6_out1_9 <= Logical_Operator3_out1_6 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator_out1_10;\n\n  Bit_Slice2_out1_9 <= Bit_Slice6_out1_1(2);\n\n  Logical_Operator1_out1_10 <= Bit_Slice2_out1_9 OR Logical_Operator_out1_10;\n\n  Bit_Slice3_out1_9 <= Bit_Slice6_out1_1(3);\n\n  Logical_Operator2_out1_7 <= Bit_Slice3_out1_9 OR Logical_Operator1_out1_10;\n\n  \n  Switch7_out1_8 <= Logical_Operator1_out1_10 WHEN Bit_Slice14_out1_2 = '0' ELSE\n      Logical_Operator2_out1_7;\n\n  \n  Switch3_out1_9 <= Switch6_out1_9 WHEN Bit_Slice11_out1_2 = '0' ELSE\n      Switch7_out1_8;\n\n  Bit_Slice1_out1_10 <= Delay6_out1_1(27);\n\n  Logical_Operator_out1_11 <=  NOT Bit_Slice1_out1_10;\n\n  Logical_Operator1_out1_11 <= Logical_Operator_out1_11 AND Logical_Operator2_out1_7;\n\n  \n  Switch7_out1_9 <= Switch3_out1_9 WHEN Bit_Slice10_out1_2 = '0' ELSE\n      Logical_Operator1_out1_11;\n\n  \n  Switch3_out1_10 <= Switch6_out1_8 WHEN Bit_Slice12_out1_2 = '0' ELSE\n      Switch7_out1_9;\n\n  \n  Switch2_out1_2 <= Switch3_out1_6 WHEN Bit_Slice13_out1_2 = '0' ELSE\n      Switch3_out1_10;\n\n  Delay_5_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1_5 <= '0';\n      ELSIF enb = '1' THEN\n        Delay_out1_5 <= Switch2_out1_2;\n      END IF;\n    END IF;\n  END PROCESS Delay_5_process;\n\n\n  Delay2_4_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_out1_4 <= '0';\n      ELSIF enb = '1' THEN\n        Delay2_out1_4 <= Delay_out1_5;\n      END IF;\n    END IF;\n  END PROCESS Delay2_4_process;\n\n\n  Delay11_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay11_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay11_reg(0) <= Delay2_out1_4;\n        Delay11_reg(1) <= Delay11_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay11_process;\n\n  Delay11_out1 <= Delay11_reg(1);\n\n  BitSlice1_out1 <= Delay_out1_3(0);\n\n  sticky_bitget_Sum_1_out1 <= BitSlice1_out1 OR Delay2_out1_4;\n\n  Delay10_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay10_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay10_reg(0) <= sticky_bitget_Sum_1_out1;\n        Delay10_reg(1) <= Delay10_reg(0);\n      END IF;\n    END IF;\n  END PROCESS Delay10_1_process;\n\n  Delay10_out1_1 <= Delay10_reg(1);\n\n  \n  if_bitget_Sum_Sum_WordLength_2_out1 <= Delay11_out1 WHEN Delay9_out1 = '0' ELSE\n      Delay10_out1_1;\n\n  BitSlice_out1_1 <= BitSlice6_out1(0);\n\n  BitSlice1_out1_1 <= BitSlice6_out1(1);\n\n  Delay19_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay19_out1 <= '0';\n      ELSIF enb = '1' THEN\n        Delay19_out1 <= if_bitget_Sum_Sum_WordLength_2_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay19_process;\n\n\n  sticky_bitget_Sum_1_out1_1 <= BitSlice5_out1 OR Delay19_out1;\n\n  alpha_bitget_Mant_tmp_2_0_out1 <= BitSlice1_out1_1 OR sticky_bitget_Sum_1_out1_1;\n\n  alpha_bitget_Mant_tmp_1_0_out1 <= BitSlice_out1_1 AND alpha_bitget_Mant_tmp_2_0_out1;\n\n  alpha0_out1_2 <= '0';\n\n  BitSlice4_out1 <= BitSlice6_out1(23 DOWNTO 1);\n\n  Bit_Concat_out1_3 <= alpha0_out1_2 & BitSlice4_out1;\n\n  cast_2_like_Mant_tmp_out1 <= to_unsigned(16#000001#, 24);\n\n  Mant_tmp_cast_2_like_Man_out1 <= Bit_Concat_out1_3 + cast_2_like_Mant_tmp_out1;\n\n  \n  if_bitget_Mant_tmp_1_0_out1 <= Bit_Concat_out1_3 WHEN alpha_bitget_Mant_tmp_1_0_out1 = '0' ELSE\n      Mant_tmp_cast_2_like_Man_out1;\n\n  Delay_6_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay_out1_6 <= to_unsigned(16#000000#, 24);\n      ELSIF enb = '1' THEN\n        Delay_out1_6 <= if_bitget_Mant_tmp_1_0_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_6_process;\n\n\n  BitSlice2_out1 <= Delay_out1_6(23);\n\n  BitSlice4_out1_1 <= Delay15_out1(25);\n\n  C4_out1 <= to_unsigned(16#00#, 8);\n\n  \n  Sum_0_out1 <= '1' WHEN Delay7_out1_1 = to_unsigned(16#0000000#, 27) ELSE\n      '0';\n\n  exp_a_cor_shift_length_out1 <= Delay2_out1_2 - resize(Delay_out1_4, 8);\n\n  C2_out1 <= to_unsigned(16#01#, 8);\n\n  \n  if_shift_length_exp_a_cor_out1 <= exp_a_cor_shift_length_out1 WHEN Logical_Operator1_out1_3 = '0' ELSE\n      C2_out1;\n\n  Delay5_3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay5_out1_3 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay5_out1_3 <= if_shift_length_exp_a_cor_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay5_3_process;\n\n\n  BitSlice2_out1_1 <= Delay7_out1_1(25);\n\n  C3_out1 <= to_unsigned(16#00#, 8);\n\n  \n  if_Sum_0_out1 <= Delay5_out1_3 WHEN Sum_0_out1 = '0' ELSE\n      C3_out1;\n\n  \n  if_bitget_Sum_Sum_WordLength_1_out1 <= if_Sum_0_out1 WHEN BitSlice2_out1_1 = '0' ELSE\n      Delay8_out1;\n\n  C_out1_2 <= to_unsigned(16#01#, 8);\n\n  exp_a_cor_1_out1_1 <= C_out1_2 + Delay8_out1;\n\n  \n  if_bitget_Sum_Sum_WordLength_1_out1_1 <= if_bitget_Sum_Sum_WordLength_1_out1 WHEN Delay9_out1 = '0' ELSE\n      exp_a_cor_1_out1_1;\n\n  Delay14_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay14_out1 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay14_out1 <= if_bitget_Sum_Sum_WordLength_1_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay14_process;\n\n\n  \n  if_bitget_Sum_Sum_WordLength_out1_1 <= C4_out1 WHEN BitSlice4_out1_1 = '0' ELSE\n      Delay14_out1;\n\n  Delay1_4_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay1_out1_4 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay1_out1_4 <= if_bitget_Sum_Sum_WordLength_out1_1;\n      END IF;\n    END IF;\n  END PROCESS Delay1_4_process;\n\n\n  cast_1_like_Exp_out1 <= to_unsigned(16#01#, 8);\n\n  Exp_cast_1_like_Exp_out1 <= Delay1_out1_4 + cast_1_like_Exp_out1;\n\n  \n  if_bitget_Mant_tmp_Mant_tmp_Wor_out1 <= Delay1_out1_4 WHEN BitSlice2_out1 = '0' ELSE\n      Exp_cast_1_like_Exp_out1;\n\n  \n  Exponent_0_out1_2 <= '1' WHEN if_bitget_Mant_tmp_Mant_tmp_Wor_out1 = to_unsigned(16#00#, 8) ELSE\n      '0';\n\n  BitSlice3_out1_1 <= Delay_out1_6(22 DOWNTO 0);\n\n  \n  Mantissa_0_out1 <= '1' WHEN BitSlice3_out1_1 = to_unsigned(16#000000#, 23) ELSE\n      '0';\n\n  alpha_Exponent_0_Mantissa_out1 <= Exponent_0_out1_2 AND Mantissa_0_out1;\n\n  Constant_out1_2 <= '0';\n\n  \n  Switch_out1_1 <= alpha_Exponent_0_Mantissa_out1 WHEN Delay18_out1 = '0' ELSE\n      Constant_out1_2;\n\n  Delay14_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay14_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay14_reg(0) <= if_bitconcat_aExponent_aMantiss_2_out1;\n        Delay14_reg(7 DOWNTO 1) <= Delay14_reg(6 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS Delay14_1_process;\n\n  Delay14_out1_1 <= Delay14_reg(7);\n\n  alpha_aSign_1_bSign_1_out1 <= if_bitconcat_aExponent_aMantiss_2_out1 AND if_bitconcat_aExponent_aMantiss_5_out1;\n\n  Delay13_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay13_reg <= (OTHERS => '0');\n      ELSIF enb = '1' THEN\n        Delay13_reg(0) <= alpha_aSign_1_bSign_1_out1;\n        Delay13_reg(7 DOWNTO 1) <= Delay13_reg(6 DOWNTO 0);\n      END IF;\n    END IF;\n  END PROCESS Delay13_1_process;\n\n  Delay13_out1_1 <= Delay13_reg(7);\n\n  \n  if_Exponent_0_Mantissa_out1 <= Delay14_out1_1 WHEN Switch_out1_1 = '0' ELSE\n      Delay13_out1_1;\n\n  Delay6_3_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay6_out1_3 <= '0';\n      ELSIF enb = '1' THEN\n        Delay6_out1_3 <= if_Exponent_0_Mantissa_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_3_process;\n\n\n  Delay15_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay15_reg <= (OTHERS => to_unsigned(16#00#, 8));\n      ELSIF enb = '1' THEN\n        Delay15_reg(0) <= if_bitconcat_aExponent_aMantiss_out1;\n        Delay15_reg(1 TO 7) <= Delay15_reg(0 TO 6);\n      END IF;\n    END IF;\n  END PROCESS Delay15_1_process;\n\n  Delay15_out1_1 <= Delay15_reg(7);\n\n  \n  if_aExponent_cfType_Exponent_out1 <= if_bitget_Mant_tmp_Mant_tmp_Wor_out1 WHEN Delay18_out1 = '0' ELSE\n      Delay15_out1_1;\n\n  Delay7_2_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay7_out1_2 <= to_unsigned(16#00#, 8);\n      ELSIF enb = '1' THEN\n        Delay7_out1_2 <= if_aExponent_cfType_Exponent_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_2_process;\n\n\n  opp_signs_exp_b_cfType_out1 <= bitxor_out1 AND exp_b_cfType_Exponent_Inf_o_out1;\n\n  \n  mant_a_0_out1 <= '1' WHEN if_bitconcat_aExponent_aMantiss_1_out1 /= to_unsigned(16#000000#, 23) ELSE\n      '0';\n\n  alpha_mant_a_0_opp_signs_out1 <= opp_signs_exp_b_cfType_out1 OR mant_a_0_out1;\n\n  BitSet_out1 <= if_bitconcat_aExponent_aMantiss_1_out1 OR to_unsigned(16#400000#, 23);\n\n  \n  if_mant_a_0_opp_signs_out1 <= if_bitconcat_aExponent_aMantiss_1_out1 WHEN alpha_mant_a_0_opp_signs_out1 = '0' ELSE\n      BitSet_out1;\n\n  Delay2_5_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay2_out1_5 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay2_out1_5 <= if_mant_a_0_opp_signs_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay2_5_process;\n\n\n  Delay17_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay17_reg <= (OTHERS => to_unsigned(16#000000#, 23));\n      ELSIF enb = '1' THEN\n        Delay17_reg(0) <= Delay2_out1_5;\n        Delay17_reg(1 TO 6) <= Delay17_reg(0 TO 5);\n      END IF;\n    END IF;\n  END PROCESS Delay17_process;\n\n  Delay17_out1 <= Delay17_reg(6);\n\n  \n  if_aExponent_cfType_Exponent_1_out1 <= BitSlice3_out1_1 WHEN Delay18_out1 = '0' ELSE\n      Delay17_out1;\n\n  Delay8_1_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        Delay8_out1_1 <= to_unsigned(16#000000#, 23);\n      ELSIF enb = '1' THEN\n        Delay8_out1_1 <= if_aExponent_cfType_Exponent_1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay8_1_process;\n\n\n  -- Combine FP sign, exponent, mantissa into 32 bit word\n  nfp_out_pack <= Delay6_out1_3 & Delay7_out1_2 & Delay8_out1_1;\n\n  nfp_out <= std_logic_vector(nfp_out_pack);\n\nEND rtl;\n\n"},{"name":"filter_lo_ip_src_Discrete_FIR_Filter1.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_Discrete_FIR_Filter1.vhd\n-- Created: 2025-09-16 15:13:29\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: filter_lo_ip_src_Discrete_FIR_Filter1\n-- Source Path: filter_low_pass_simulink/Discrete FIR Filter1\n-- Hierarchy Level: 1\n-- Model version: 1.14\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY filter_lo_ip_src_Discrete_FIR_Filter1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        Discrete_FIR_Filter1_in           :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n        Discrete_FIR_Filter1_out          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n        );\nEND filter_lo_ip_src_Discrete_FIR_Filter1;\n\n\nARCHITECTURE rtl OF filter_lo_ip_src_Discrete_FIR_Filter1 IS\n\n  -- Component Declarations\n  COMPONENT filter_lo_ip_src_nfp_gain_pow2_single\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n          nfp_in2                         :   IN    std_logic;  -- ufix1\n          nfp_in3                         :   IN    std_logic_vector(8 DOWNTO 0);  -- sfix9\n          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n          );\n  END COMPONENT;\n\n  COMPONENT filter_lo_ip_src_nfp_add_single\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : filter_lo_ip_src_nfp_gain_pow2_single\n    USE ENTITY work.filter_lo_ip_src_nfp_gain_pow2_single(rtl);\n\n  FOR ALL : filter_lo_ip_src_nfp_add_single\n    USE ENTITY work.filter_lo_ip_src_nfp_add_single(rtl);\n\n  -- Signals\n  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1\n  SIGNAL pw2_shift_const                  : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL gain0                            : std_logic_vector(31 DOWNTO 0);  -- ufix32\n  SIGNAL delay1                           : std_logic_vector(31 DOWNTO 0);  -- ufix32\n  SIGNAL pw2_sign_const_1                 : std_logic;  -- ufix1\n  SIGNAL pw2_shift_const_1                : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL gain1                            : std_logic_vector(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  u_nfp_gain_pow2_single : filter_lo_ip_src_nfp_gain_pow2_single\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => Discrete_FIR_Filter1_in,  -- single\n              nfp_in2 => pw2_sign_const,  -- ufix1\n              nfp_in3 => std_logic_vector(pw2_shift_const),  -- sfix9\n              nfp_out => gain0  -- single\n              );\n\n  u_nfp_gain_pow2_single_1 : filter_lo_ip_src_nfp_gain_pow2_single\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => delay1,  -- single\n              nfp_in2 => pw2_sign_const_1,  -- ufix1\n              nfp_in3 => std_logic_vector(pw2_shift_const_1),  -- sfix9\n              nfp_out => gain1  -- single\n              );\n\n  u_nfp_add_comp : filter_lo_ip_src_nfp_add_single\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => gain0,  -- single\n              nfp_in2 => gain1,  -- single\n              nfp_out => Discrete_FIR_Filter1_out  -- single\n              );\n\n  pw2_sign_const <= '0';\n\n  pw2_shift_const <= to_signed(-16#001#, 9);\n\n  unit_delay_process : PROCESS (clk)\n  BEGIN\n    IF clk'EVENT AND clk = '1' THEN\n      IF reset = '1' THEN\n        delay1 <= X\"00000000\";\n      ELSIF enb = '1' THEN\n        delay1 <= Discrete_FIR_Filter1_in;\n      END IF;\n    END IF;\n  END PROCESS unit_delay_process;\n\n\n  pw2_sign_const_1 <= '0';\n\n  pw2_shift_const_1 <= to_signed(-16#001#, 9);\n\nEND rtl;\n\n"},{"name":"filter_lo_ip_src_filter_low_pass_simulink.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_filter_low_pass_simulink.vhd\n-- Created: 2025-09-16 15:13:29\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- \n-- -------------------------------------------------------------\n-- Rate and Clocking Details\n-- -------------------------------------------------------------\n-- Model base rate: 0.0002\n-- Target subsystem base rate: 0.0002\n-- \n-- \n-- Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- ce_out        0.0002\n-- -------------------------------------------------------------\n-- \n-- \n-- Output Signal                 Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- Out1                          ce_out        0.0002\n-- -------------------------------------------------------------\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: filter_lo_ip_src_filter_low_pass_simulink\n-- Source Path: filter_low_pass_simulink\n-- Hierarchy Level: 0\n-- Model version: 1.14\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY filter_lo_ip_src_filter_low_pass_simulink IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        clk_enable                        :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n        ce_out                            :   OUT   std_logic;\n        Out1                              :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n        );\nEND filter_lo_ip_src_filter_low_pass_simulink;\n\n\nARCHITECTURE rtl OF filter_lo_ip_src_filter_low_pass_simulink IS\n\n  -- Component Declarations\n  COMPONENT filter_lo_ip_src_Discrete_FIR_Filter1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          Discrete_FIR_Filter1_in         :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n          Discrete_FIR_Filter1_out        :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : filter_lo_ip_src_Discrete_FIR_Filter1\n    USE ENTITY work.filter_lo_ip_src_Discrete_FIR_Filter1(rtl);\n\n  -- Signals\n  SIGNAL Discrete_FIR_Filter1_out1        : std_logic_vector(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  u_Discrete_FIR_Filter1 : filter_lo_ip_src_Discrete_FIR_Filter1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              Discrete_FIR_Filter1_in => In1,  -- single\n              Discrete_FIR_Filter1_out => Discrete_FIR_Filter1_out1  -- single\n              );\n\n  Out1 <= Discrete_FIR_Filter1_out1;\n\n  ce_out <= clk_enable;\n\nEND rtl;\n\n"},{"name":"filter_lo_ip_src_filter_low_pass_simulink_pkg.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_filter_low_pass_simulink_pkg.vhd\n-- Created: 2025-09-16 15:13:29\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nPACKAGE filter_lo_ip_src_filter_low_pass_simulink_pkg IS\n  TYPE vector_of_unsigned8 IS ARRAY (NATURAL RANGE <>) OF unsigned(7 DOWNTO 0);\n  TYPE vector_of_signed28 IS ARRAY (NATURAL RANGE <>) OF signed(27 DOWNTO 0);\n  TYPE vector_of_unsigned27 IS ARRAY (NATURAL RANGE <>) OF unsigned(26 DOWNTO 0);\n  TYPE vector_of_unsigned23 IS ARRAY (NATURAL RANGE <>) OF unsigned(22 DOWNTO 0);\nEND filter_lo_ip_src_filter_low_pass_simulink_pkg;\n\n"},{"name":"filter_lo_ip_src_filter_low_pass_simulink_compile.do","type":"scripts","group":"scripts","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_filter_low_pass_simulink_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvmap -c -modelsimini \"FILL_IN_SIMULATION_LIB_PATH/modelsim.ini\"\nset path_to_quartus C:/intelFPGA/20.1/quartus/bin64/..\nvlib work\nvmap work work\nvcom -work work -2002 -explicit $path_to_quartus/dspba/backend/Libraries/vhdl/base/dspba_library_package.vhd\nvcom -work work -2002 -explicit $path_to_quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd\nvcom  filter_lo_ip_src_filter_low_pass_simulink_pkg.vhd\nvcom  filter_lo_ip_src_nfp_gain_pow2_single.vhd\nvcom  filter_lo_ip_src_nfp_add_single.vhd\nvcom  filter_lo_ip_src_Discrete_FIR_Filter1.vhd\nvcom  filter_lo_ip_src_filter_low_pass_simulink.vhd\n"},{"name":"filter_lo_ip_src_filter_low_pass_simulink_map.txt","type":"scripts","group":"scripts","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_lo_ip_src_filter_low_pass_simulink_map.txt","tag":"","groupDisplay":"scripts","code":" --> filter_lo_ip_src_filter_low_pass_simulink_pkg\nfilter_low_pass_simulink/Discrete FIR Filter1/nfp_gain_pow2_single --> filter_lo_ip_src_nfp_gain_pow2_single\nfilter_low_pass_simulink/Discrete FIR Filter1/nfp_add_single --> filter_lo_ip_src_nfp_add_single\nfilter_low_pass_simulink/Discrete FIR Filter1 --> filter_lo_ip_src_Discrete_FIR_Filter1\nfilter_low_pass_simulink --> filter_lo_ip_src_filter_low_pass_simulink\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};