#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan  4 15:23:10 2020
# Process ID: 6060
# Current directory: C:/Users/godcurry/Desktop/FPGA_final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3736 C:\Users\godcurry\Desktop\FPGA_final_project\FPGA_final_project.xpr
# Log file: C:/Users/godcurry/Desktop/FPGA_final_project/vivado.log
# Journal file: C:/Users/godcurry/Desktop/FPGA_final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/godcurry/Desktop/FPGA_final_project/FPGA_final_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/vx210/FPGA_final_project' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.39) then the current supported version (0.36).
Data could be potentially be lost
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_rst_ps7_0_100M_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_auto_pc_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_DSP_AXI_wrapper_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_processing_system7_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_xbip_dsp48_macro_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_rst_ps7_0_100M_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_auto_pc_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_DSP_AXI_wrapper_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_processing_system7_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_xbip_dsp48_macro_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/godcurry/Desktop/ip_repo/DSP_AXI_wrapper_1.0', nor could it be found using path 'C:/Users/vx210/ip_repo/DSP_AXI_wrapper_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/godcurry/Desktop/ip_repo/DSP_AXI_wrapper_1.0', nor could it be found using path 'C:/Users/vx210/ip_repo/DSP_AXI_wrapper_1.0'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/godcurry/Desktop/ip_repo/DSP_AXI_wrapper_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/godcurry/Desktop/ip_repo/DSP_AXI_wrapper_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/godcurry/Desktop/ip_repo/DSP_AXI_wrapper_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_0
design_1_xbip_dsp48_macro_0_0
design_1_ps7_0_axi_periph_0
design_1_DSP_AXI_wrapper_0_0
design_1_rst_ps7_0_100M_0

WARNING: [Project 1-231] Project 'FPGA_final_project.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 653.934 ; gain = 75.309
open_bd_design {C:/Users/godcurry/Desktop/FPGA_final_project/FPGA_final_project.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - xbip_dsp48_macro_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding cell -- xilinx.com:user:DSP_AXI_wrapper:1.0 - DSP_AXI_wrapper_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <C:/Users/godcurry/Desktop/FPGA_final_project/FPGA_final_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 749.141 ; gain = 88.758
update_compile_order -fileset sources_1
save_project_as final C:/Users/godcurry/final -force
WARNING: [IP_Flow 19-2162] IP 'design_1_DSP_AXI_wrapper_0_0' is locked:
* Project containing IP 'design_1_DSP_AXI_wrapper_0_0' is read-only.
* IP definition 'DSP_AXI_wrapper (1.0)' for IP 'design_1_DSP_AXI_wrapper_0_0' (customized with software release 2019.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* Project containing IP 'design_1_auto_pc_0' is read-only.
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* Project containing IP 'design_1_processing_system7_0_0' is read-only.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_100M_0' is locked:
* Project containing IP 'design_1_rst_ps7_0_100M_0' is read-only.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbip_dsp48_macro_0_0' is locked:
* Project containing IP 'design_1_xbip_dsp48_macro_0_0' is read-only.
* IP definition 'DSP48 Macro (3.0)' for IP 'design_1_xbip_dsp48_macro_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbip_dsp48_macro_0_0' is locked:
* IP definition 'DSP48 Macro (3.0)' for IP 'design_1_xbip_dsp48_macro_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_DSP_AXI_wrapper_0_0' is locked:
* IP definition 'DSP_AXI_wrapper (1.0)' for IP 'design_1_DSP_AXI_wrapper_0_0' (customized with software release 2019.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_ps7_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'design_1_ps7_0_axi_periph_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'design_1_auto_pc_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Wrote  : <C:/Users/godcurry/final/final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_xbip_dsp48_macro_0_0
design_1_ps7_0_axi_periph_0
design_1_DSP_AXI_wrapper_0_0

save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 813.391 ; gain = 29.992
write_bd_tcl -force C:/Users/godcurry/final/design_1.tcl
CRITICAL WARNING: [BD 41-1938] The current design is out-of-date/locked, so it is best to update before calling write_bd_tcl, however, a Tcl script is still generated for the current design.
INFO: [BD 5-148] Tcl file written out <C:/Users/godcurry/final/design_1.tcl>.

