*$
* TPS62748
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62748
* Date: 16SEP2015
* Model Type:  TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSBCQ0 – AUGUST 2014 – REVISED FEBRUARY 2015
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS62748_TRANS CTRL EN GND LOAD SW VIN VOS VSEL  
R_R1         N03055 HS_RST  800  
X_U18         LS_SET LS_RST N70988 LS_ON_PRE SRLATCHRHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U12         N03055 HS_RST d_d1 PARAMS:
X_U22         MIN_TOFF_N PWM N15895 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U14         HS_ON HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C4         0 N14507524  1n  TC=0,0 
R_R6         0 GND  1k  
X_U_DIS_S12    U_DIS_DISCH 0 VOS 0 VOUT_DISCHARGE_U_DIS_S12 
E_U_DIS_ABM1         U_DIS_DISCH 0 VALUE { if ( V(EN) >0.5 &  
+ V(UVLO) > 0.5 , 1 , 0 )   }
X_U25         CLIMIT_LS SDWN N14439433 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U21         CAPRIO SDWN N15895 LS_RST OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U14         U6_N15145 DRVH_PRE CAPRIO U6_N20123 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U12         SW U6_N13806 U6_N14289 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U13         DRVL_PRE U6_N14289 U6_N15145 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U17         U6_N16592 U6_N17195 d_d1 PARAMS:
E_U6_ABM1         U6_N13835 0 VALUE { IF(V(0) > 0.5, 208.5m,-1.5m)    }
R_U6_R4         0 U6_N20123  10k  
X_U6_U18         DRVH_PRE DRVL_PRE U6_N17195 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U15         U6_N16390 U6_N16592 PAUSE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R3         U6_N17195 U6_N16592  36  
R_U6_R1         U6_N13835 U6_N13806  1  
C_U6_C4         0 U6_N16592  1n  
X_U6_U16         0 U6_N16390 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C3         0 U6_N13806  1n  
C_U8_C5         VOS 0  {19p}  TC=0,0 
X_U8_U33         LOAD VOS d_dideal PARAMS:
R_U8_R6         U8_NMOS_GATE 0  100MEG TC=0,0 
R_U8_R4         VOS LOAD  100MEG TC=0,0 
G_U8_ABMII1         U8_LOAD_SW_GATE 0 VALUE { IF(V(U8_CTRL_ON)> 0.5 &
+  V(U8_NO_FAULT)>0.5, IF(V(VSEL_INT)-V(U8_LOAD_SW_GATE) <
+  0.650,85n*185,85n*(0.9+0.35*(V(VSEL_INT)-V(U8_LOAD_INT)))),
+  -0.48m*(0.7+0.25*V(U8_LOAD_INT)))     }
C_U8_C6         0 LOAD  12p  TC=0,0 
C_U8_C12         LOAD 0  1n  TC=0,0 
E_U8_ABM5         U8_N15012058 0 VALUE { If(V(U8_N15012058)< 0.5, IF(V(CTRL)>
+  1.1, 1, 0), IF(V(CTRL)>0.4, 1, 0) )    }
X_U8_U36         0 U8_NMOS_GATE_VOUT_DISCH d_dideal PARAMS:
C_U8_C7         U8_NMOS_GATE 0  20p  TC=0,0 
R_U8_R1         U8_N15012058 U8_CTRL_ON  {70/0.692} TC=0,0 
X_U8_U37         U8_NMOS_GATE_VOUT_DISCH VIN d_dideal PARAMS:
R_U8_R9         U8_VOUT_COPY U8_LOAD_SW_GATE  100MEG TC=0,0 
G_U8_ABMII2         U8_NMOS_GATE 0 VALUE { IF(V(U8_CTRL_ON)> 0.5 &
+  V(U8_NO_FAULT)>0.5, 0.6m, -0.48m*(0.7+0.25*V(LOAD)))     }
X_U8_U32         0 LOAD d_dideal PARAMS:
M_U8_M1         LOAD 0 VOS VOS MbreakP           
E_U8_GAIN1         U8_VOUT_COPY 0 VALUE {1 * V(VOS)}
R_U8_R2         LOAD 0  1MEG TC=0,0 
X_U8_U34         U8_N15012058 U8_CTRL_ON d_dideal PARAMS:
V_U8_V2         U8_LOAD_INT 0 1.5
G_U8_ABMII3         U8_NMOS_GATE_VOUT_DISCH 0 VALUE { IF(V(U8_N15020018)> 0.5 &
+  V(U8_NO_FAULT)>0.5, 0.6m, -0.48m*(0.7+0.25*V(LOAD)))     }
R_U8_R7         U8_NMOS_GATE_VOUT_DISCH 0  100MEG TC=0,0 
C_U8_C11         U8_LOAD_SW_GATE 0  1f  TC=0,0 
X_U8_S1    U8_NMOS_GATE 0 LOAD 0 LOAD_SWITCH_U8_S1 
R_U8_R3         U8_LOAD_SW_GATE 0  100MEG TC=0,0 
C_U8_C8         U8_CTRL_ON 0  1n  TC=0,0 
X_U8_U28         U8_LOAD_SW_GATE U8_VOUT_COPY d_dideal PARAMS:
X_U8_S2    U8_NMOS_GATE_VOUT_DISCH 0 VOS 0 LOAD_SWITCH_U8_S2 
C_U8_C9         U8_NMOS_GATE_VOUT_DISCH 0  20p  TC=0,0 
X_U8_U30         0 U8_NMOS_GATE d_dideal PARAMS:
X_U8_U35         EN_BYP UVLO U8_NO_FAULT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U38         0 VOS d_dideal PARAMS:
X_U8_U29         0 U8_LOAD_SW_GATE d_dideal PARAMS:
V_U8_V1         U8_N15020018 0 1
X_U8_U31         U8_NMOS_GATE VIN d_dideal PARAMS:
R_U8_R5         VOS 0  100MEG TC=0,0 
C_C3         0 IAVG  1n  
X_U16         N48885 N11237 SDWN_N LS_SET AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U27         PWMIN N14507524 ILIM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C1         0 HS_RST  10p  
X_U3         MIN_TON MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17         CAPRIO N11237 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U15         HS_ON_N N70988 LS_ON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7         LS_ON_PRE SDWN_N PWM HS_SET AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U24         PWMIN N51036 PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U23         CLIMIT_HS N14439433 N66056 N51036 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U13         HS_ON_N N02382 N48885 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM2         N90281 0 VALUE { {{IF(V(DRVH_PRE) >
+  0.5,V(ISENSE_HS),V(ISENSE_LS))  
+ }  
+ }  }
X_U20         LS_ON LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10         U3_N10820 U3_N11301 d_d1 PARAMS:
I_U3_I1         U3_N11301 U3_N10820 DC 8u  
X_U3_U11         DRVL_PRE U3_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U9         U3_N13984 U3_N10820 MIN_TOFF COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_V4         U3_N13984 0 667m
C_U3_C2         0 U3_N10820  2400f  
X_U3_S1    U3_N12733 0 U3_N10820 0 Mintoff_U3_S1 
V_U3_V5         U3_N11301 0 1.2
X_U9         PWM N02382 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_GAIN1         N73876 0 VALUE {1 * V(HS_ON)}
X_U_PG_U13         U_PG_PG_OUT U_PG_N16775309 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=53.5u
R_U_PG_R_pg         PG VOS  1Meg  
V_U_PG_V6         U_PG_N200656 0 1.17
X_U_PG_S1    U_PG_N16775425 0 PG 0 PG_U_PG_S1 
E_U_PG_ABM2         U_PG_PG_DEC 0 VALUE { IF(V(U_PG_N16778305) > 0.5 , V(FB)
+  ,0)    }
X_U_PG_U12         U_PG_PG_OUT U_PG_N16775068 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=7.5u
X_U_PG_U2         U_PG_PG_DEC U_PG_N200656 U_PG_N167771213 U_PG_PG_OUT
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_PG_U11         U_PG_N16775068 U_PG_N16775309 U_PG_N16775425 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U_PG_V5         U_PG_N167771213 0 0.036
E_U_PG_ABM1         U_PG_N16778305 0 VALUE { IF( V(EN) > 0.5 &  
+ V(UVLO) > 0.5 ,1, 0)   }
R_R3         N73876 N73924  14.4k  
X_U2_U9         U2_N14352 U2_N10820 MIN_TON COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U2_R3         SW U2_N14527  750k  
X_U2_S1    U2_N12733 0 U2_N10820 0 Minton_U2_S1 
R_U2_R1         U2_N10820 VIN  365k  
C_U2_C2         0 U2_N10820  4p  
X_U2_U11         DRVH_PRE U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R4         U2_N14527 0  250k  
C_U2_C3         0 U2_N14352  5p  
R_U2_R2         U2_N14527 U2_N14352  1.3MEG  
X_U8         HS_SET HS_RST HS_ON N39158 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_R8         0 VIN  60Meg  
V_U4_V2         U4_N171636 0 1.1
V_U4_V3         U4_N1715843 0 0.7
R_U4_R6         U4_N171352 U4_N171432  1  
V_U4_V1         U4_N171212 0 2.075
C_U4_C4         0 U4_N171352  1n  
X_U4_U5         EN_BYP AUTO_BYP EN_INT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U4         VIN U4_N171484 U4_N1714663 U4_N171432 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U1         VIN U4_N171212 U4_N171258 U4_N171304 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U8         EN_BYP U4_N14737027 d_d1 PARAMS:
V_U4_V5         U4_N1714663 0 0.05
E_U4_ABM2         AUTO_BYP 0 VALUE { IF(V(PG)>0.5,  
+ V(U4_N171352),1)   }
R_U4_R2         U4_N14737027 EN_BYP  14.49MEG  
V_U4_V6         U4_N171258 0 0.15
R_U4_R1         U4_N171304 UVLO  1  
E_U4_ABM1         U4_N171484 0 VALUE { V(VSEL_INT)+0.25    }
C_U4_C2         0 EN_BYP  1n  
C_U4_C1         0 UVLO  1n  
X_U4_U3         EN U4_N171636 U4_N1715843 U4_N14737027 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_C2         0 N73924  1n  
R_R7         IAVG N90281  10k  
X_U10         N02382 MIN_TON_N N02441 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4         MIN_TOFF MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R9         N66056 N14507524  8 TC=0,0 
C_Cin         0 VIN  4.7u  
X_U19         N73924 N73876 d_d1 PARAMS:
X_U26         N73924 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11         CLIMIT_HS N02441 SDWN N03055 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U14         LS_ON UVLO U7_N14955245 DRVL_PRE AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U7_ABM6         U7_N14955383 0 VALUE { IF( V(UVLO) >0.5 &  
+ V(AUTO_BYP) < 0.5 , 1 , 0)   }
R_U7_R2         0 ISENSE_LS  1k  
V_U7_V1         U7_N14956521 SW 545m
X_U7_U1         HS_ON U7_N14956025 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
X_U7_U13         HS_ON UVLO U7_N14956025 DRVH_PRE AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U12         DRVL_PRE EN_INT U7_N14955685 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_H1    VIN U7_N14955161 ISENSE_HS 0 Driver_U7_H1 
X_U7_U7         U7_N14955383 U7_N14955265 U7_N14955877 U7_PMOS_CTRL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U6         U7_N14956579 U7_N14955161 d_d1special PARAMS:
X_U7_U8         0 U7_N14955667 U7_N14955685 U7_NMOS_CTRL MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_S1    U7_PMOS_CTRL 0 U7_N14955161 SW Driver_U7_S1 
X_U7_U10         EN_INT DRVH_PRE U7_N14955877 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U7_R5         U7_N14956411 U7_N14955667  1  
V_U7_V2         SW U7_N14956579 545m
R_U7_R1         0 ISENSE_HS  1k  
R_U7_R4         U7_N14955959 U7_N14955265  1  
X_U7_S2    U7_NMOS_CTRL 0 SW U7_N14955277 Driver_U7_S2 
X_U7_U5         U7_N14955277 U7_N14956521 d_d1special PARAMS:
C_U7_C2         0 U7_N14955265  1n  
E_U7_ABM2         U7_N14955959 0 VALUE { 1m*((-302.17/(V(VIN) + 0.88))+912.92) 
+    }
C_U7_C3         0 U7_N14955667  1n  
X_U7_U4         LS_ON U7_N14955245 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
E_U7_ABM3         U7_N14956411 0 VALUE { 1m*((-219.375/(V(VIN) + 0.5))+858.75) 
+    }
X_U7_H2    U7_N14955277 0 0 ISENSE_LS Driver_U7_H2 
R_R2         0 N39158  10k  
C_UCM_C1         UCM_N14517817 0  1n IC=0 TC=0,0 
V_UCM_V1         UCM_N14517915 0 1.5m
X_UCM_U1         UCM_N14517915 UCM_N14517817 SLEEP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_UCM_R1         IAVG UCM_N14517817  288.6k  
R_U5_R2         U5_N06376 U5_N06443  1  
E_U5_ABM4         U5_N285612 0 VALUE { IF (V(CL_SET) > 0.5, 0.6 , 0.15)    }
V_U5_V3         U5_N12138 0  
+PULSE 0 1 1u 10n 10n 1000 2000
C_U5_C2         0 U5_N06443  1n  
E_U5_ABM2         U5_N079791 0 VALUE { (V(U5_N06443) + 1.1)    }
X_U5_U4         U5_N14847754 DRVH_PRE CLIMIT_HS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U5_ABM1         U5_N06376 0 VALUE { (V(U5_OUT) * -100m)    }
R_U5_R31         0 U5_SS  1E11  
X_U5_U5         EN U5_N03743 U5_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_U11         U5_N14859557 U5_N14847754 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U9         U5_SS U5_VDD d_d1 PARAMS:
X_U5_U1         U5_N285612 ISENSE_LS U5_N14870643 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_S5    EN 0 U5_SS 0 Enable_U5_S5 
X_U5_U2         DRVL_PRE U5_N14859355 CLIMIT_LS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C4         0 U5_SS  1n  
V_U5_V4         U5_VDD 0 5Vdc
R_U5_R3         U5_N079791 U5_N03743  1  
X_U5_U10         U5_N14870643 U5_N14859355 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
G_U5_ABMII2         U5_VDD U5_SS VALUE { if(V(EN_BYP)>0.5, 1u ,0)    }
E_U5_ABM6         CL_SET 0 VALUE { if(V(U5_SS)>0.7, 1,0)    }
C_U5_C3         0 U5_N03743  1n  
X_U5_U3         ISENSE_HS U5_N03621 U5_N14859557 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U6         U5_OUT U5_N12138 SDWN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM3         U5_N03621 0 VALUE { IF (V(CL_SET) > 0.5, 0.6 , 0.15)    }
R_U1_R15         U1_N14800586 U1_N124955  1  
X_U1_U10         SLEEP PAUSE U1_PWM_DELAY AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S2    HS_ON 0 U1_N03823 U1_N01928 ErrorAmp_U1_S2 
X_U1_S3    U1_N58450 0 U1_INNER_FB U1_INNER_REF ErrorAmp_U1_S3 
C_U1_C2         FB VOS  4p  
X_U1_S9    SOFTSTART_COMP 0 U1_N419546 U1_INNER_REF ErrorAmp_U1_S9 
X_U1_S8    U1_PWM_DELAY 0 PWMIN U1_N09154 ErrorAmp_U1_S8 
E_U1_ABM1         U1_N02528 0 VALUE { IF(V(SDWN_N) < 0.5,0,1.2)    }
R_U1_R1         U1_N00223 U1_N14582380  6.1Meg  
E_U1_ABM4         U1_N31733 0 VALUE { LIMIT(((V(U1_N02664) -V(FB))*1.36u),  
+ 100n,-100n)   }
R_U1_R9         U1_N02664 U1_N02528  1  
X_U1_S4    EN_BYP 0 U1_N138510 0 ErrorAmp_U1_S4 
V_U1_V1         U1_N04899 0 10m
C_U1_C11         0 PWMIN  1n  TC=0,0 
X_U1_U3         FB U1_N16375 SOFTSTART_COMP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U2         U1_INNER_REF U1_INNER_FB U1_N09154 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U1_V3         U1_N47147 0 3.0
E_U1_ABM14         VSEL_INT 0 VALUE { IF (V(U1_VSEL11) >0.75
+  ,1.8,(IF(V(U1_VSEL11)<0.25,1.2,0)))    }
R_U1_R10         0 U1_N03823  100MEG  
R_U1_R11         U1_INNER_REF 0  61.4G  
E_U1_GAIN1         U1_INNER_FB 0 VALUE {1 * V(U1_N00223)}
C_U1_C3         U1_N01928 U1_INNER_REF  10p  
G_U1_ABMII2         U1_N04899 U1_N03823 VALUE { (V(U1_VEQN)*1n) + 1.5u    }
R_U1_R3         0 U1_N14582380  666k  
V_U1_V2         U1_N16375 0 1.14
G_U1_ABMII1         0 U1_INNER_REF VALUE { V(U1_VCLAMP)    }
E_U1_ABM12         U1_N14800586 0 VALUE { if{ V(VIN) <3.6,  
+
+  (-1*((1.1389e-5*pwr(V(U1_N14867074),3))+(-0.0049405*pwr(V(U1_N14867074),2))+(1.3946*V(U1_N14867074))-6.643)),
+   
+
+  ((1.1389e-5*pwr(V(U1_N14867074),3))+(-0.0079405*pwr(V(U1_N14867074),2))+(.9946*V(U1_N14867074))-15.643)}
+   }
R_U1_R2         U1_N14582380 SW  333k  
R_U1_R6         U1_N419546 U1_N02046  0.01MEG  
E_U1_ABM16         U1_VSEL11 0 VALUE { IF(V(VSEL) >0.5,  
+ 1, 0)   }
C_U1_C5         0 U1_INNER_REF  11.8f  
X_U1_S11    U1_VSEL11 0 VOS FB ErrorAmp_U1_S11 
R_U1_R5         U1_N138510 FB  210k  
X_U1_U11         ILIM PAUSE P100 U1_FBREF_SHORT OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_GAIN2         U1_N14867074 0 VALUE {1E3 * V(IAVG)}
R_U1_R7         0 U1_N01928  6.67k  
X_U1_U1         U1_N03823 U1_N04899 d_d1 PARAMS:
E_U1_ABM6         U1_N98387 0 VALUE { {V(U1_N124955)*((1-(V(VIN)-3.6)/6))  
+ }   }
C_U1_C4         0 U1_N02664  1n  
R_U1_R13         U1_VCLAMP U1_N31733  1  
C_U1_C1         VOS U1_N00223  10p  
C_U1_C10         0 U1_VEQN  1n  
C_U1_C9         0 U1_N124955  1n  
R_U1_R16         U1_N98387 U1_VEQN  1  
X_U1_U6         U1_INNER_REF U1_N47147 d_d1 PARAMS:
C_U1_C7         0 U1_VCLAMP  1n  
X_U1_S1    U1_FBREF_SHORT 0 U1_INNER_FB U1_N02046 ErrorAmp_U1_S1 
X_U1_U9         EN_BYP SDWN_N U1_N58450 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.ENDS TPS62748_TRANS
*$
.subckt VOUT_DISCHARGE_U_DIS_S12 1 2 3 4  
S_U_DIS_S12         3 4 1 2 _U_DIS_S12
RS_U_DIS_S12         1 2 1G
.MODEL         _U_DIS_S12 VSWITCH Roff=1e11 Ron=30 Voff=.6 Von=.4
.ends VOUT_DISCHARGE_U_DIS_S12
*$
.subckt LOAD_SWITCH_U8_S1 1 2 3 4  
S_U8_S1         3 4 1 2 _U8_S1
RS_U8_S1         1 2 1G
.MODEL         _U8_S1 VSWITCH Roff=100e6 Ron=48 Voff=0 Von=1.0V
.ends LOAD_SWITCH_U8_S1
*$
.subckt LOAD_SWITCH_U8_S2 1 2 3 4  
S_U8_S2         3 4 1 2 _U8_S2
RS_U8_S2         1 2 1G
.MODEL         _U8_S2 VSWITCH Roff=100e6 Ron=48 Voff=0 Von=1.0V
.ends LOAD_SWITCH_U8_S2
*$
.subckt Mintoff_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U3_S1
*$
.subckt PG_U_PG_S1 1 2 3 4  
S_U_PG_S1         3 4 1 2 _U_PG_S1
RS_U_PG_S1         1 2 1G
.MODEL         _U_PG_S1 VSWITCH Roff=1 Ron=1G Voff=0.2V Von=0.8V
.ends PG_U_PG_S1
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_S1 1 2 3 4  
S_U7_S1         3 4 1 2 _U7_S1
RS_U7_S1         1 2 1G
.MODEL         _U7_S1 VSWITCH Roff=10e6 Ron=0.6 Voff=0.4 Von=0.6
.ends Driver_U7_S1
*$
.subckt Driver_U7_S2 1 2 3 4  
S_U7_S2         3 4 1 2 _U7_S2
RS_U7_S2         1 2 1G
.MODEL         _U7_S2 VSWITCH Roff=10e6 Ron=0.36 Voff=0.4 Von=0.6
.ends Driver_U7_S2
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Enable_U5_S5 1 2 3 4  
S_U5_S5         3 4 1 2 _U5_S5
RS_U5_S5         1 2 1G
.MODEL         _U5_S5 VSWITCH Roff=1e11 Ron=10 Voff=.75 Von=.25
.ends Enable_U5_S5
*$
.subckt ErrorAmp_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S2
*$
.subckt ErrorAmp_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U1_S3
*$
.subckt ErrorAmp_U1_S9 1 2 3 4  
S_U1_S9         3 4 1 2 _U1_S9
RS_U1_S9         1 2 1G
.MODEL         _U1_S9 VSWITCH Roff=1m Ron=2.99MEG Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S9
*$
.subckt ErrorAmp_U1_S8 1 2 3 4  
S_U1_S8         3 4 1 2 _U1_S8
RS_U1_S8         1 2 1G
.MODEL         _U1_S8 VSWITCH Roff=3.607k Ron=1m Voff=0.8V Von=0.2V
.ends ErrorAmp_U1_S8
*$
.subckt ErrorAmp_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=100e6 Ron=1.0 Voff=0.25V Von=0.75
.ends ErrorAmp_U1_S4
*$
.subckt ErrorAmp_U1_S11 1 2 3 4  
S_U1_S11         3 4 1 2 _U1_S11
RS_U1_S11         1 2 1G
.MODEL         _U1_S11 VSWITCH Roff=0.5 Ron=105k Voff=0.25V Von=0.75
.ends ErrorAmp_U1_S11
*$
.subckt ErrorAmp_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S1
*$
.subckt d_dideal 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ rs=0.01
+ n=0.005
.ends d_dideal
*$
.model MbreakP pmos
+ vto=-0.65
+ kp=1.434
+ lambda=0.001
+ rds=1e+008
+ w=1
+ l=1
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.23
+ n=0.1
.ends d_d1special
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5    
E_ABM Yint 0 VALUE {IF (V(INP) >
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5   
EIN INP1 INM1 INP INM 1
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1k
C1 1 0 5p IC=0
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D12
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D12
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
Cdummy1 Q 0 1n
EQb QB 0 VALUE = {1-V(Q)}
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=0.1  )
.ENDS D_D1
*$
.SUBCKT D_D13 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.005 N=.001  )
.ENDS D_D13
*$
.MODEL D_D12 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L   IN 1  {L} IC={IC}
RDCR    1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C   IN 1  {C*X} IC={IC}
RESR    1 OUT {ESR/X}
.ENDS CESR
*$
