{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614386432587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614386432587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614386432780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614386432839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614386432839 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 7 4 0 0 " "Implementing clock multiplication of 7, clock division of 4, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 5629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1614386432894 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 5629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1614386432894 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614386433360 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614386433373 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614386434115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614386434115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614386434115 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614386434115 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 38707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614386434223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 38709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614386434223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 38711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614386434223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 38713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614386434223 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614386434223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614386434256 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614386435956 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 131 " "No exact pin location assignment(s) for 2 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1614386437365 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1614386441059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614386441096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614386441096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614386441174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1614386441601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1614386441603 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614386441608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clkin~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614386445057 ""}  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 38692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614386445057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614386445057 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 5629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614386445057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuclk  " "Automatically promoted node cpuclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614386445058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdcard_sclk~1 " "Destination node sdcard_sclk~1" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 13856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614386445058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unibus:pdp11\|xu:xu0\|xubl:xubl0\|xu_sclk~0 " "Destination node unibus:pdp11\|xu:xu0\|xubl:xubl0\|xu_sclk~0" {  } { { "../vhdl/xubl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/vhdl/xubl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 13857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614386445058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector70~0 " "Destination node Selector70~0" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 15779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614386445058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614386445058 ""}  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 384 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 7434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614386445058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vt:vt0\|vga:vga0\|vgaclk  " "Automatically promoted node vt:vt0\|vga:vga0\|vgaclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614386445058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vt:vt0\|vga:vga0\|vgaclk~0 " "Destination node vt:vt0\|vga:vga0\|vgaclk~0" {  } { { "../vhdl/vga.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/vhdl/vga.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 20032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614386445058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614386445058 ""}  } { { "../vhdl/vga.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/vhdl/vga.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614386445058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "Automatically promoted node LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614386445058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk~0 " "Destination node LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk~0" {  } { { "../max7219/virtual_clock.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/max7219/virtual_clock.vhdl" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 28339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614386445058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614386445058 ""}  } { { "../max7219/virtual_clock.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/max7219/virtual_clock.vhdl" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 5845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614386445058 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614386448914 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614386448951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614386448953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614386449027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614386449107 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614386449180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614386451774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1614386451820 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614386451820 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1614386452025 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1614386452025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614386452025 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 19 6 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 5 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 16 2 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 4 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 22 2 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614386452026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1614386452026 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614386452026 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] dram_clk~output " "PLL \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"dram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/pll.vhd" 140 0 0 } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 627 0 0 } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 82 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1614386452337 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_CS " "Node \"EPCS_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614386453930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614386453930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614386453930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_SDO " "Node \"EPCS_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614386453930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_D8 " "Node \"LED_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614386453930 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enablebtn " "Node \"enablebtn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enablebtn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614386453930 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1614386453930 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614386453930 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614386453994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614386457702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614386471823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614386472153 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614386537358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:06 " "Fitter placement operations ending: elapsed time is 00:01:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614386537358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614386543229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+03 ns 12.1% " "8e+03 ns of routing delay (approximately 12.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1614386572143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614386577910 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614386577910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614387116668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614387116668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:31 " "Fitter routing operations ending: elapsed time is 00:09:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614387116676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 75.55 " "Total time spent on timing analysis during the Fitter is 75.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614387117574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614387117746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614387120682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614387120693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614387124747 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614387133059 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1614387135840 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "45 Cyclone IV E " "45 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts1 3.3-V LVTTL R9 " "Pin cts1 uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { cts1 } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts2 3.3-V LVTTL N16 " "Pin cts2 uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { cts2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cts2" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max7219_data 3.3-V LVTTL L15 " "Pin max7219_data uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { max7219_data } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max7219_data" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[0\] 3.3-V LVTTL R10 " "Pin panel_col\[0\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[0\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[1\] 3.3-V LVTTL P11 " "Pin panel_col\[1\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[1\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[2\] 3.3-V LVTTL P9 " "Pin panel_col\[2\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[2\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[3\] 3.3-V LVTTL P8 " "Pin panel_col\[3\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[3\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[4\] 3.3-V LVTTL N11 " "Pin panel_col\[4\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[4\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[5\] 3.3-V LVTTL N9 " "Pin panel_col\[5\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[5\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[6\] 3.3-V LVTTL N8 " "Pin panel_col\[6\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[6\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[7\] 3.3-V LVTTL M7 " "Pin panel_col\[7\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[7\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[8\] 3.3-V LVTTL M6 " "Pin panel_col\[8\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[8\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[9\] 3.3-V LVTTL T4 " "Pin panel_col\[9\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[9\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[10\] 3.3-V LVTTL R5 " "Pin panel_col\[10\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[10\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "panel_col\[11\] 3.3-V LVTTL K1 " "Pin panel_col\[11\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { panel_col[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "panel_col\[11\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVTTL A2 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVTTL B3 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVTTL A3 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVTTL B4 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVTTL A4 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVTTL B5 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVTTL A5 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVTTL B6 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVTTL A14 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVTTL B13 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVTTL A13 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVTTL B12 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVTTL D6 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVTTL D5 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVTTL C3 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVTTL D3 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 887 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx1 3.3-V LVTTL T5 " "Pin rx1 uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rx1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx1" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[3\] 3.3-V LVTTL A8 " "Pin switch\[3\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetbtn 3.3-V LVTTL J16 " "Pin resetbtn uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { resetbtn } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetbtn" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin 3.3-V LVTTL E1 " "Pin clkin uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clkin } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[1\] 3.3-V LVTTL M15 " "Pin switch\[1\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[0\] 3.3-V LVTTL M16 " "Pin switch\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[2\] 3.3-V LVTTL B8 " "Pin switch\[2\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { switch[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_halt 3.3-V LVTTL N14 " "Pin sw_halt uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sw_halt } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_halt" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_cont 3.3-V LVTTL P15 " "Pin sw_cont uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sw_cont } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_cont" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdcard_miso 3.3-V LVTTL L8 " "Pin sdcard_miso uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdcard_miso } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdcard_miso" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_d 3.3-V LVTTL C2 " "Pin ps2k_d uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ps2k_d } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2k_d" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx2 3.3-V LVTTL R16 " "Pin rx2 uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rx2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx2" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xu_miso 3.3-V LVTTL K15 " "Pin xu_miso uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xu_miso } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xu_miso" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_c 3.3-V LVTTL B1 " "Pin ps2k_c uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ps2k_c } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2k_c" } } } } { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614387136075 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1614387136075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/a-estf-vga/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614387137624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614387143208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 19:52:23 2021 " "Processing ended: Fri Feb 26 19:52:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614387143208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:52 " "Elapsed time: 00:11:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614387143208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:24 " "Total CPU time (on all processors): 00:14:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614387143208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614387143208 ""}
