// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "05/15/2020 10:08:39"

// 
// Device: Altera EPM570T144A5 Package TQFP144
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HK2_1617 (
	clk,
	D,
	Start,
	LED_TR,
	LED_CH,
	LED_DV,
	TR,
	CH,
	DV);
input 	clk;
input 	[7:0] D;
output 	Start;
output 	[6:0] LED_TR;
output 	[6:0] LED_CH;
output 	[6:0] LED_DV;
output 	[3:0] TR;
output 	[3:0] CH;
output 	[3:0] DV;

// Design Ports Information
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[0]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[1]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[2]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[3]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[7]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[5]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[6]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[4]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Start	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[0]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[1]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[2]	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[3]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[4]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[5]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_TR[6]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[1]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[2]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[3]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[4]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[5]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_CH[6]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[0]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[1]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[2]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[3]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[4]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[5]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_DV[6]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TR[0]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TR[1]	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TR[2]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TR[3]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CH[0]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CH[1]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CH[2]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CH[3]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DV[0]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DV[1]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DV[2]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DV[3]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("HK2_1617_v.sdo");
// synopsys translate_on

wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ;
wire \clk~combout ;
wire \Add0~25_combout ;
wire \count_clk[13]~regout ;
wire \Add0~27 ;
wire \Add0~27COUT1_114 ;
wire \Add0~47 ;
wire \Add0~47COUT1_116 ;
wire \Add0~50_combout ;
wire \count_clk[1]~regout ;
wire \Add0~0_combout ;
wire \count_clk[0]~regout ;
wire \Add0~2 ;
wire \Add0~2COUT1_94 ;
wire \Add0~70_combout ;
wire \Equal2~0 ;
wire \Add0~77 ;
wire \Add0~77COUT1_98 ;
wire \Add0~32 ;
wire \Add0~32COUT1_100 ;
wire \Add0~65_combout ;
wire \Equal1~1 ;
wire \Add0~35_combout ;
wire \count_clk[8]~regout ;
wire \Add0~37 ;
wire \Add0~37COUT1_106 ;
wire \Add0~42COUT1_108 ;
wire \Add0~12 ;
wire \Add0~12COUT1_110 ;
wire \Add0~15_combout ;
wire \count_clk[11]~regout ;
wire \Add0~67 ;
wire \Add0~67COUT1_102 ;
wire \Add0~57 ;
wire \Add0~57COUT1_104 ;
wire \Add0~5_combout ;
wire \Equal1~0 ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \count_clk[5]~regout ;
wire \Add0~72 ;
wire \Add0~72COUT1_96 ;
wire \Add0~60_combout ;
wire \count_clk[2]~regout ;
wire \Add0~62 ;
wire \Add0~55_combout ;
wire \count_clk[6]~regout ;
wire \Add0~75_combout ;
wire \Equal3~0 ;
wire \Equal3~1 ;
wire \Equal3~2_combout ;
wire \count_clk[15]~regout ;
wire \Add0~40_combout ;
wire \count_clk[9]~regout ;
wire \Add0~42 ;
wire \Add0~10_combout ;
wire \count_clk[10]~regout ;
wire \count_clk[7]~regout ;
wire \Add0~7 ;
wire \Add0~17 ;
wire \Add0~17COUT1_112 ;
wire \Add0~20_combout ;
wire \count_clk[12]~regout ;
wire \Add0~22 ;
wire \Add0~45_combout ;
wire \count_clk[14]~regout ;
wire \Add0~30_combout ;
wire \count_clk[4]~regout ;
wire \count_clk[3]~regout ;
wire \Equal1~4_combout ;
wire \Start~reg0_regout ;
wire \Equal2~1 ;
wire \D[5]~combout ;
wire \D[6]~combout ;
wire \D[4]~combout ;
wire \D[3]~combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_42 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_44 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ;
wire \D[7]~combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_46 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \D[2]~combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_42 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_44 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_46 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_48 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_50 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ;
wire \Mux2~0_combout ;
wire \LED_TR[0]~reg0_regout ;
wire \LED_TR[1]~reg0_regout ;
wire \LED_TR[2]~reg0_regout ;
wire \LED_TR[3]~reg0_regout ;
wire \LED_TR[4]~reg0_regout ;
wire \LED_TR[5]~reg0_regout ;
wire \LED_TR[6]~reg0_regout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_42 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_44 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_46 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~16_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~24_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUTCOUT1_56 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_46 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_48 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17COUT1_50 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~23_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~22_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~13_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~14_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_52 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_54 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_29 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_31 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~18_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_41 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_35 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_37 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[23]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[23]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~15_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~26_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_41 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_33 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_35 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_37 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ;
wire \Div1|auto_generated|divider|divider|StageOut[28]~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[28]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~12_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~13_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[26]~16_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ;
wire \Div1|auto_generated|divider|divider|StageOut[26]~17_combout ;
wire \D[1]~combout ;
wire \Div1|auto_generated|divider|divider|StageOut[25]~19_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[25]~18_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_33 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_35 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_37 ;
wire \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ;
wire \LED_CH[0]~reg0_regout ;
wire \LED_CH[1]~reg0_regout ;
wire \LED_CH[2]~reg0_regout ;
wire \LED_CH[3]~reg0_regout ;
wire \LED_CH[4]~reg0_regout ;
wire \LED_CH[5]~reg0_regout ;
wire \LED_CH[6]~reg0_regout ;
wire \D[0]~combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_35 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~24_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~23_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_35 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_37 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~26_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~25_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_43 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~16_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~15_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~22_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~17_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_35 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_37 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_39 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_41 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_43 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~7_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_35 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_37 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~13_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~14_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~19_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_39 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_41 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_43 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_35 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_37 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_39 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_41 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_43 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[38]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~0 ;
wire \LED_DV[0]~reg0_regout ;
wire \LED_DV[1]~reg0_regout ;
wire \LED_DV[2]~reg0_regout ;
wire \LED_DV[3]~reg0_regout ;
wire \LED_DV[4]~reg0_regout ;
wire \LED_DV[5]~reg0_regout ;
wire \LED_DV[6]~reg0_regout ;
wire \TR[0]~reg0_regout ;
wire \TR[1]~reg0_regout ;
wire \CH[0]~reg0_regout ;
wire \CH[1]~reg0_regout ;
wire \CH[2]~reg0_regout ;
wire \CH[3]~reg0_regout ;
wire \DV[0]~reg0_regout ;
wire \DV[1]~reg0_regout ;
wire \DV[2]~reg0_regout ;
wire \DV[3]~reg0_regout ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
// defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (\count_clk[13]~regout  $ ((\Add0~22 )))
// \Add0~27  = CARRY(((!\Add0~22 ) # (!\count_clk[13]~regout )))
// \Add0~27COUT1_114  = CARRY(((!\Add0~22 ) # (!\count_clk[13]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_114 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~25 .cin_used = "true";
// defparam \Add0~25 .lut_mask = "3c3f";
// defparam \Add0~25 .operation_mode = "arithmetic";
// defparam \Add0~25 .output_mode = "comb_only";
// defparam \Add0~25 .register_cascade_mode = "off";
// defparam \Add0~25 .sum_lutc_input = "cin";
// defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \count_clk[13] (
// Equation(s):
// \count_clk[13]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\count_clk[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \count_clk[13] .lut_mask = "0000";
// defparam \count_clk[13] .operation_mode = "normal";
// defparam \count_clk[13] .output_mode = "reg_only";
// defparam \count_clk[13] .register_cascade_mode = "off";
// defparam \count_clk[13] .sum_lutc_input = "datac";
// defparam \count_clk[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = \count_clk[14]~regout  $ ((((!(!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_114 )))))
// \Add0~47  = CARRY((\count_clk[14]~regout  & ((!\Add0~27 ))))
// \Add0~47COUT1_116  = CARRY((\count_clk[14]~regout  & ((!\Add0~27COUT1_114 ))))

	.clk(gnd),
	.dataa(\count_clk[14]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_116 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Add0~45 .cin0_used = "true";
// defparam \Add0~45 .cin1_used = "true";
// defparam \Add0~45 .cin_used = "true";
// defparam \Add0~45 .lut_mask = "a50a";
// defparam \Add0~45 .operation_mode = "arithmetic";
// defparam \Add0~45 .output_mode = "comb_only";
// defparam \Add0~45 .register_cascade_mode = "off";
// defparam \Add0~45 .sum_lutc_input = "cin";
// defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\count_clk[15]~regout  $ (((!\Add0~22  & \Add0~47 ) # (\Add0~22  & \Add0~47COUT1_116 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010010));
// synopsys translate_off
// defparam \Add0~50 .cin0_used = "true";
// defparam \Add0~50 .cin1_used = "true";
// defparam \Add0~50 .cin_used = "true";
// defparam \Add0~50 .lut_mask = "3c3c";
// defparam \Add0~50 .operation_mode = "normal";
// defparam \Add0~50 .output_mode = "comb_only";
// defparam \Add0~50 .register_cascade_mode = "off";
// defparam \Add0~50 .sum_lutc_input = "cin";
// defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \count_clk[1] (
// Equation(s):
// \Equal2~0  = ((\count_clk[6]~regout  & (!count_clk[1] & !\count_clk[3]~regout )))
// \count_clk[1]~regout  = DFFEAS(\Equal2~0 , GLOBAL(\clk~combout ), VCC, , , \Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\count_clk[6]~regout ),
	.datac(\Add0~70_combout ),
	.datad(\count_clk[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal2~0 ),
	.regout(\count_clk[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101010));
// synopsys translate_off
// defparam \count_clk[1] .lut_mask = "000c";
// defparam \count_clk[1] .operation_mode = "normal";
// defparam \count_clk[1] .output_mode = "reg_and_comb";
// defparam \count_clk[1] .register_cascade_mode = "off";
// defparam \count_clk[1] .sum_lutc_input = "qfbk";
// defparam \count_clk[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ((!\count_clk[0]~regout ))
// \Add0~2  = CARRY(((\count_clk[0]~regout )))
// \Add0~2COUT1_94  = CARRY(((\count_clk[0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_94 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \Add0~0 .lut_mask = "33cc";
// defparam \Add0~0 .operation_mode = "arithmetic";
// defparam \Add0~0 .output_mode = "comb_only";
// defparam \Add0~0 .register_cascade_mode = "off";
// defparam \Add0~0 .sum_lutc_input = "datac";
// defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \count_clk[0] (
// Equation(s):
// \count_clk[0]~regout  = DFFEAS((\Add0~0_combout  & (((!\Equal3~2_combout ) # (!\count_clk[15]~regout )) # (!\count_clk[14]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[14]~regout ),
	.datab(\count_clk[15]~regout ),
	.datac(\Add0~0_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[0] .lut_mask = "70f0";
// defparam \count_clk[0] .operation_mode = "normal";
// defparam \count_clk[0] .output_mode = "reg_only";
// defparam \count_clk[0] .register_cascade_mode = "off";
// defparam \count_clk[0] .sum_lutc_input = "datac";
// defparam \count_clk[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (\count_clk[1]~regout  $ ((\Add0~2 )))
// \Add0~72  = CARRY(((!\Add0~2 ) # (!\count_clk[1]~regout )))
// \Add0~72COUT1_96  = CARRY(((!\Add0~2COUT1_94 ) # (!\count_clk[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~72 ),
	.cout1(\Add0~72COUT1_96 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~70 .cin0_used = "true";
// defparam \Add0~70 .cin1_used = "true";
// defparam \Add0~70 .lut_mask = "3c3f";
// defparam \Add0~70 .operation_mode = "arithmetic";
// defparam \Add0~70 .output_mode = "comb_only";
// defparam \Add0~70 .register_cascade_mode = "off";
// defparam \Add0~70 .sum_lutc_input = "cin";
// defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (\count_clk[3]~regout  $ ((\Add0~62 )))
// \Add0~77  = CARRY(((!\Add0~62 ) # (!\count_clk[3]~regout )))
// \Add0~77COUT1_98  = CARRY(((!\Add0~62 ) # (!\count_clk[3]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_98 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~75 .cin_used = "true";
// defparam \Add0~75 .lut_mask = "3c3f";
// defparam \Add0~75 .operation_mode = "arithmetic";
// defparam \Add0~75 .output_mode = "comb_only";
// defparam \Add0~75 .register_cascade_mode = "off";
// defparam \Add0~75 .sum_lutc_input = "cin";
// defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \count_clk[4]~regout  $ ((((!(!\Add0~62  & \Add0~77 ) # (\Add0~62  & \Add0~77COUT1_98 )))))
// \Add0~32  = CARRY((\count_clk[4]~regout  & ((!\Add0~77 ))))
// \Add0~32COUT1_100  = CARRY((\count_clk[4]~regout  & ((!\Add0~77COUT1_98 ))))

	.clk(gnd),
	.dataa(\count_clk[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_100 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Add0~30 .cin0_used = "true";
// defparam \Add0~30 .cin1_used = "true";
// defparam \Add0~30 .cin_used = "true";
// defparam \Add0~30 .lut_mask = "a50a";
// defparam \Add0~30 .operation_mode = "arithmetic";
// defparam \Add0~30 .output_mode = "comb_only";
// defparam \Add0~30 .register_cascade_mode = "off";
// defparam \Add0~30 .sum_lutc_input = "cin";
// defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = (\count_clk[5]~regout  $ (((!\Add0~62  & \Add0~32 ) # (\Add0~62  & \Add0~32COUT1_100 ))))
// \Add0~67  = CARRY(((!\Add0~32 ) # (!\count_clk[5]~regout )))
// \Add0~67COUT1_102  = CARRY(((!\Add0~32COUT1_100 ) # (!\count_clk[5]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_102 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~65 .cin0_used = "true";
// defparam \Add0~65 .cin1_used = "true";
// defparam \Add0~65 .cin_used = "true";
// defparam \Add0~65 .lut_mask = "3c3f";
// defparam \Add0~65 .operation_mode = "arithmetic";
// defparam \Add0~65 .output_mode = "comb_only";
// defparam \Add0~65 .register_cascade_mode = "off";
// defparam \Add0~65 .sum_lutc_input = "cin";
// defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \count_clk[12] (
// Equation(s):
// \Equal1~1  = (((!count_clk[12] & !\count_clk[13]~regout )))
// \count_clk[12]~regout  = DFFEAS(\Equal1~1 , GLOBAL(\clk~combout ), VCC, , , \Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~20_combout ),
	.datad(\count_clk[13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal1~1 ),
	.regout(\count_clk[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam \count_clk[12] .lut_mask = "000f";
// defparam \count_clk[12] .operation_mode = "normal";
// defparam \count_clk[12] .output_mode = "reg_and_comb";
// defparam \count_clk[12] .register_cascade_mode = "off";
// defparam \count_clk[12] .sum_lutc_input = "qfbk";
// defparam \count_clk[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (\count_clk[8]~regout  $ ((!\Add0~7 )))
// \Add0~37  = CARRY(((\count_clk[8]~regout  & !\Add0~7 )))
// \Add0~37COUT1_106  = CARRY(((\count_clk[8]~regout  & !\Add0~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_106 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~35 .cin_used = "true";
// defparam \Add0~35 .lut_mask = "c30c";
// defparam \Add0~35 .operation_mode = "arithmetic";
// defparam \Add0~35 .output_mode = "comb_only";
// defparam \Add0~35 .register_cascade_mode = "off";
// defparam \Add0~35 .sum_lutc_input = "cin";
// defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \count_clk[8] (
// Equation(s):
// \count_clk[8]~regout  = DFFEAS((\Add0~35_combout  & (((!\Equal3~2_combout ) # (!\count_clk[15]~regout )) # (!\count_clk[14]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[14]~regout ),
	.datab(\count_clk[15]~regout ),
	.datac(\Add0~35_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[8] .lut_mask = "70f0";
// defparam \count_clk[8] .operation_mode = "normal";
// defparam \count_clk[8] .output_mode = "reg_only";
// defparam \count_clk[8] .register_cascade_mode = "off";
// defparam \count_clk[8] .sum_lutc_input = "datac";
// defparam \count_clk[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\count_clk[9]~regout  $ (((!\Add0~7  & \Add0~37 ) # (\Add0~7  & \Add0~37COUT1_106 ))))
// \Add0~42  = CARRY(((!\Add0~37 ) # (!\count_clk[9]~regout )))
// \Add0~42COUT1_108  = CARRY(((!\Add0~37COUT1_106 ) # (!\count_clk[9]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_108 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~40 .cin0_used = "true";
// defparam \Add0~40 .cin1_used = "true";
// defparam \Add0~40 .cin_used = "true";
// defparam \Add0~40 .lut_mask = "3c3f";
// defparam \Add0~40 .operation_mode = "arithmetic";
// defparam \Add0~40 .output_mode = "comb_only";
// defparam \Add0~40 .register_cascade_mode = "off";
// defparam \Add0~40 .sum_lutc_input = "cin";
// defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\count_clk[10]~regout  $ ((!(!\Add0~7  & \Add0~42 ) # (\Add0~7  & \Add0~42COUT1_108 ))))
// \Add0~12  = CARRY(((\count_clk[10]~regout  & !\Add0~42 )))
// \Add0~12COUT1_110  = CARRY(((\count_clk[10]~regout  & !\Add0~42COUT1_108 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_110 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~10 .cin0_used = "true";
// defparam \Add0~10 .cin1_used = "true";
// defparam \Add0~10 .cin_used = "true";
// defparam \Add0~10 .lut_mask = "c30c";
// defparam \Add0~10 .operation_mode = "arithmetic";
// defparam \Add0~10 .output_mode = "comb_only";
// defparam \Add0~10 .register_cascade_mode = "off";
// defparam \Add0~10 .sum_lutc_input = "cin";
// defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\count_clk[11]~regout  $ (((!\Add0~7  & \Add0~12 ) # (\Add0~7  & \Add0~12COUT1_110 ))))
// \Add0~17  = CARRY(((!\Add0~12 ) # (!\count_clk[11]~regout )))
// \Add0~17COUT1_112  = CARRY(((!\Add0~12COUT1_110 ) # (!\count_clk[11]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_112 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~15 .cin0_used = "true";
// defparam \Add0~15 .cin1_used = "true";
// defparam \Add0~15 .cin_used = "true";
// defparam \Add0~15 .lut_mask = "3c3f";
// defparam \Add0~15 .operation_mode = "arithmetic";
// defparam \Add0~15 .output_mode = "comb_only";
// defparam \Add0~15 .register_cascade_mode = "off";
// defparam \Add0~15 .sum_lutc_input = "cin";
// defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \count_clk[11] (
// Equation(s):
// \count_clk[11]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\count_clk[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \count_clk[11] .lut_mask = "0000";
// defparam \count_clk[11] .operation_mode = "normal";
// defparam \count_clk[11] .output_mode = "reg_only";
// defparam \count_clk[11] .register_cascade_mode = "off";
// defparam \count_clk[11] .sum_lutc_input = "datac";
// defparam \count_clk[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = \count_clk[6]~regout  $ ((((!(!\Add0~62  & \Add0~67 ) # (\Add0~62  & \Add0~67COUT1_102 )))))
// \Add0~57  = CARRY((\count_clk[6]~regout  & ((!\Add0~67 ))))
// \Add0~57COUT1_104  = CARRY((\count_clk[6]~regout  & ((!\Add0~67COUT1_102 ))))

	.clk(gnd),
	.dataa(\count_clk[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_104 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Add0~55 .cin0_used = "true";
// defparam \Add0~55 .cin1_used = "true";
// defparam \Add0~55 .cin_used = "true";
// defparam \Add0~55 .lut_mask = "a50a";
// defparam \Add0~55 .operation_mode = "arithmetic";
// defparam \Add0~55 .output_mode = "comb_only";
// defparam \Add0~55 .register_cascade_mode = "off";
// defparam \Add0~55 .sum_lutc_input = "cin";
// defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\count_clk[7]~regout  $ (((!\Add0~62  & \Add0~57 ) # (\Add0~62  & \Add0~57COUT1_104 ))))
// \Add0~7  = CARRY(((!\Add0~57COUT1_104 ) # (!\count_clk[7]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(\Add0~7 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~5 .cin0_used = "true";
// defparam \Add0~5 .cin1_used = "true";
// defparam \Add0~5 .cin_used = "true";
// defparam \Add0~5 .lut_mask = "3c3f";
// defparam \Add0~5 .operation_mode = "arithmetic";
// defparam \Add0~5 .output_mode = "comb_only";
// defparam \Add0~5 .register_cascade_mode = "off";
// defparam \Add0~5 .sum_lutc_input = "cin";
// defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \count_clk[7] (
// Equation(s):
// \Equal1~0  = (!\count_clk[10]~regout  & (!\count_clk[11]~regout  & (!count_clk[7] & !\count_clk[0]~regout )))
// \count_clk[7]~regout  = DFFEAS(\Equal1~0 , GLOBAL(\clk~combout ), VCC, , , \Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\count_clk[10]~regout ),
	.datab(\count_clk[11]~regout ),
	.datac(\Add0~5_combout ),
	.datad(\count_clk[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal1~0 ),
	.regout(\count_clk[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \count_clk[7] .lut_mask = "0001";
// defparam \count_clk[7] .operation_mode = "normal";
// defparam \count_clk[7] .output_mode = "reg_and_comb";
// defparam \count_clk[7] .register_cascade_mode = "off";
// defparam \count_clk[7] .sum_lutc_input = "qfbk";
// defparam \count_clk[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\count_clk[9]~regout  & (!\count_clk[8]~regout  & (!\count_clk[4]~regout  & !\count_clk[14]~regout )))

	.clk(gnd),
	.dataa(\count_clk[9]~regout ),
	.datab(\count_clk[8]~regout ),
	.datac(\count_clk[4]~regout ),
	.datad(\count_clk[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal1~2 .lut_mask = "0001";
// defparam \Equal1~2 .operation_mode = "normal";
// defparam \Equal1~2 .output_mode = "comb_only";
// defparam \Equal1~2 .register_cascade_mode = "off";
// defparam \Equal1~2 .sum_lutc_input = "datac";
// defparam \Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\count_clk[15]~regout  & (\Equal1~1  & (\Equal1~0  & \Equal1~2_combout )))

	.clk(gnd),
	.dataa(\count_clk[15]~regout ),
	.datab(\Equal1~1 ),
	.datac(\Equal1~0 ),
	.datad(\Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal1~3 .lut_mask = "4000";
// defparam \Equal1~3 .operation_mode = "normal";
// defparam \Equal1~3 .output_mode = "comb_only";
// defparam \Equal1~3 .register_cascade_mode = "off";
// defparam \Equal1~3 .sum_lutc_input = "datac";
// defparam \Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \count_clk[5] (
// Equation(s):
// \Equal2~1  = (\count_clk[2]~regout  & (\Equal2~0  & (count_clk[5] & \Equal1~3_combout )))
// \count_clk[5]~regout  = DFFEAS(\Equal2~1 , GLOBAL(\clk~combout ), VCC, , , \Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\count_clk[2]~regout ),
	.datab(\Equal2~0 ),
	.datac(\Add0~65_combout ),
	.datad(\Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal2~1 ),
	.regout(\count_clk[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \count_clk[5] .lut_mask = "8000";
// defparam \count_clk[5] .operation_mode = "normal";
// defparam \count_clk[5] .output_mode = "reg_and_comb";
// defparam \count_clk[5] .register_cascade_mode = "off";
// defparam \count_clk[5] .sum_lutc_input = "qfbk";
// defparam \count_clk[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\count_clk[2]~regout  $ ((!\Add0~72 )))
// \Add0~62  = CARRY(((\count_clk[2]~regout  & !\Add0~72COUT1_96 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_clk[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~72 ),
	.cin1(\Add0~72COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(\Add0~62 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add0~60 .cin0_used = "true";
// defparam \Add0~60 .cin1_used = "true";
// defparam \Add0~60 .lut_mask = "c30c";
// defparam \Add0~60 .operation_mode = "arithmetic";
// defparam \Add0~60 .output_mode = "comb_only";
// defparam \Add0~60 .register_cascade_mode = "off";
// defparam \Add0~60 .sum_lutc_input = "cin";
// defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \count_clk[2] (
// Equation(s):
// \Equal3~1  = (!\count_clk[5]~regout  & (\count_clk[8]~regout  & (!count_clk[2] & \count_clk[9]~regout )))
// \count_clk[2]~regout  = DFFEAS(\Equal3~1 , GLOBAL(\clk~combout ), VCC, , , \Add0~60_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\count_clk[5]~regout ),
	.datab(\count_clk[8]~regout ),
	.datac(\Add0~60_combout ),
	.datad(\count_clk[9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal3~1 ),
	.regout(\count_clk[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \count_clk[2] .lut_mask = "0400";
// defparam \count_clk[2] .operation_mode = "normal";
// defparam \count_clk[2] .output_mode = "reg_and_comb";
// defparam \count_clk[2] .register_cascade_mode = "off";
// defparam \count_clk[2] .sum_lutc_input = "qfbk";
// defparam \count_clk[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \count_clk[6] (
// Equation(s):
// \count_clk[6]~regout  = DFFEAS((\Add0~55_combout  & (((!\Equal3~2_combout ) # (!\count_clk[15]~regout )) # (!\count_clk[14]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[14]~regout ),
	.datab(\count_clk[15]~regout ),
	.datac(\Add0~55_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[6] .lut_mask = "70f0";
// defparam \count_clk[6] .operation_mode = "normal";
// defparam \count_clk[6] .output_mode = "reg_only";
// defparam \count_clk[6] .register_cascade_mode = "off";
// defparam \count_clk[6] .sum_lutc_input = "datac";
// defparam \count_clk[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \count_clk[3] (
// Equation(s):
// \Equal3~0  = (\count_clk[4]~regout  & (\count_clk[6]~regout  & (!count_clk[3] & !\count_clk[1]~regout )))
// \count_clk[3]~regout  = DFFEAS(\Equal3~0 , GLOBAL(\clk~combout ), VCC, , , \Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\count_clk[4]~regout ),
	.datab(\count_clk[6]~regout ),
	.datac(\Add0~75_combout ),
	.datad(\count_clk[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal3~0 ),
	.regout(\count_clk[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011));
// synopsys translate_off
// defparam \count_clk[3] .lut_mask = "0008";
// defparam \count_clk[3] .operation_mode = "normal";
// defparam \count_clk[3] .output_mode = "reg_and_comb";
// defparam \count_clk[3] .register_cascade_mode = "off";
// defparam \count_clk[3] .sum_lutc_input = "qfbk";
// defparam \count_clk[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\Equal3~0  & (\Equal1~1  & (\Equal1~0  & \Equal3~1 )))

	.clk(gnd),
	.dataa(\Equal3~0 ),
	.datab(\Equal1~1 ),
	.datac(\Equal1~0 ),
	.datad(\Equal3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal3~2 .lut_mask = "8000";
// defparam \Equal3~2 .operation_mode = "normal";
// defparam \Equal3~2 .output_mode = "comb_only";
// defparam \Equal3~2 .register_cascade_mode = "off";
// defparam \Equal3~2 .sum_lutc_input = "datac";
// defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \count_clk[15] (
// Equation(s):
// \count_clk[15]~regout  = DFFEAS((\Add0~50_combout  & (((!\count_clk[14]~regout ) # (!\Equal3~2_combout )) # (!\count_clk[15]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[15]~regout ),
	.datab(\Add0~50_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\count_clk[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[15]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[15] .lut_mask = "4ccc";
// defparam \count_clk[15] .operation_mode = "normal";
// defparam \count_clk[15] .output_mode = "reg_only";
// defparam \count_clk[15] .register_cascade_mode = "off";
// defparam \count_clk[15] .sum_lutc_input = "datac";
// defparam \count_clk[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \count_clk[9] (
// Equation(s):
// \count_clk[9]~regout  = DFFEAS((\Add0~40_combout  & (((!\Equal3~2_combout ) # (!\count_clk[15]~regout )) # (!\count_clk[14]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[14]~regout ),
	.datab(\count_clk[15]~regout ),
	.datac(\Add0~40_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[9] .lut_mask = "70f0";
// defparam \count_clk[9] .operation_mode = "normal";
// defparam \count_clk[9] .output_mode = "reg_only";
// defparam \count_clk[9] .register_cascade_mode = "off";
// defparam \count_clk[9] .sum_lutc_input = "datac";
// defparam \count_clk[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \count_clk[10] (
// Equation(s):
// \count_clk[10]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\count_clk[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \count_clk[10] .lut_mask = "0000";
// defparam \count_clk[10] .operation_mode = "normal";
// defparam \count_clk[10] .output_mode = "reg_only";
// defparam \count_clk[10] .register_cascade_mode = "off";
// defparam \count_clk[10] .sum_lutc_input = "datac";
// defparam \count_clk[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \count_clk[12]~regout  $ ((((!(!\Add0~7  & \Add0~17 ) # (\Add0~7  & \Add0~17COUT1_112 )))))
// \Add0~22  = CARRY((\count_clk[12]~regout  & ((!\Add0~17COUT1_112 ))))

	.clk(gnd),
	.dataa(\count_clk[12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Add0~20 .cin0_used = "true";
// defparam \Add0~20 .cin1_used = "true";
// defparam \Add0~20 .cin_used = "true";
// defparam \Add0~20 .lut_mask = "a50a";
// defparam \Add0~20 .operation_mode = "arithmetic";
// defparam \Add0~20 .output_mode = "comb_only";
// defparam \Add0~20 .register_cascade_mode = "off";
// defparam \Add0~20 .sum_lutc_input = "cin";
// defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \count_clk[14] (
// Equation(s):
// \count_clk[14]~regout  = DFFEAS((\Add0~45_combout  & (((!\count_clk[14]~regout ) # (!\Equal3~2_combout )) # (!\count_clk[15]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~45_combout ),
	.datab(\count_clk[15]~regout ),
	.datac(\Equal3~2_combout ),
	.datad(\count_clk[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[14] .lut_mask = "2aaa";
// defparam \count_clk[14] .operation_mode = "normal";
// defparam \count_clk[14] .output_mode = "reg_only";
// defparam \count_clk[14] .register_cascade_mode = "off";
// defparam \count_clk[14] .sum_lutc_input = "datac";
// defparam \count_clk[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \count_clk[4] (
// Equation(s):
// \count_clk[4]~regout  = DFFEAS((\Add0~30_combout  & (((!\Equal3~2_combout ) # (!\count_clk[15]~regout )) # (!\count_clk[14]~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[14]~regout ),
	.datab(\count_clk[15]~regout ),
	.datac(\Add0~30_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_clk[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_clk[4] .lut_mask = "70f0";
// defparam \count_clk[4] .operation_mode = "normal";
// defparam \count_clk[4] .output_mode = "reg_only";
// defparam \count_clk[4] .register_cascade_mode = "off";
// defparam \count_clk[4] .sum_lutc_input = "datac";
// defparam \count_clk[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (!\count_clk[6]~regout  & (!\count_clk[2]~regout  & (!\count_clk[5]~regout  & \Equal1~3_combout )))

	.clk(gnd),
	.dataa(\count_clk[6]~regout ),
	.datab(\count_clk[2]~regout ),
	.datac(\count_clk[5]~regout ),
	.datad(\Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal1~4 .lut_mask = "0100";
// defparam \Equal1~4 .operation_mode = "normal";
// defparam \Equal1~4 .output_mode = "comb_only";
// defparam \Equal1~4 .register_cascade_mode = "off";
// defparam \Equal1~4 .sum_lutc_input = "datac";
// defparam \Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \Start~reg0 (
// Equation(s):
// \Start~reg0_regout  = DFFEAS((\count_clk[3]~regout  & (\Start~reg0_regout  & ((!\Equal1~4_combout ) # (!\count_clk[1]~regout )))) # (!\count_clk[3]~regout  & ((\Start~reg0_regout ) # ((!\count_clk[1]~regout  & \Equal1~4_combout )))), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count_clk[3]~regout ),
	.datab(\count_clk[1]~regout ),
	.datac(\Start~reg0_regout ),
	.datad(\Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Start~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Start~reg0 .lut_mask = "71f0";
// defparam \Start~reg0 .operation_mode = "normal";
// defparam \Start~reg0 .output_mode = "reg_only";
// defparam \Start~reg0 .register_cascade_mode = "off";
// defparam \Start~reg0 .sum_lutc_input = "datac";
// defparam \Start~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[5]~combout ),
	.padio(D[5]));
// synopsys translate_off
// defparam \D[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[6]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[6]~combout ),
	.padio(D[6]));
// synopsys translate_off
// defparam \D[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[4]~combout ),
	.padio(D[4]));
// synopsys translate_off
// defparam \D[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[3]~combout ),
	.padio(D[3]));
// synopsys translate_off
// defparam \D[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout  = ((\D[3]~combout ))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT  = CARRY(((\D[3]~combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48  = CARRY(((\D[3]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[3]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .lut_mask = "cccc";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .lut_mask = "f0f0";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ),
	.pathsel(11'b00100000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .lut_mask = "ffcc";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout  = (\D[4]~combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22  = CARRY(((!\D[4]~combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_42  = CARRY(((!\D[4]~combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[4]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_42 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .lut_mask = "c303";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout  = \D[5]~combout  $ ((((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  = CARRY((\D[5]~combout ) # ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_44  = CARRY((\D[5]~combout ) # ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_42 )))

	.clk(gnd),
	.dataa(\D[5]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_44 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .lut_mask = "5aaf";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout  = (\D[6]~combout  $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_44 ) # (!\D[6]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[6]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .lut_mask = "3c3f";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[7]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[7]~combout ),
	.padio(D[7]));
// synopsys translate_off
// defparam \D[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  = \D[7]~combout  $ ((((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7  = CARRY((\D[7]~combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_46  = CARRY((\D[7]~combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ))))

	.clk(gnd),
	.dataa(\D[7]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_46 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .lut_mask = "a50a";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \LED_TR[6]~reg0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0  = ((((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_46 ))))
// \LED_TR[6]~reg0_regout  = DFFEAS(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010010010101),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.regout(\LED_TR[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \LED_TR[6]~reg0 .cin0_used = "true";
// defparam \LED_TR[6]~reg0 .cin1_used = "true";
// defparam \LED_TR[6]~reg0 .cin_used = "true";
// defparam \LED_TR[6]~reg0 .lut_mask = "f0f0";
// defparam \LED_TR[6]~reg0 .operation_mode = "normal";
// defparam \LED_TR[6]~reg0 .output_mode = "reg_and_comb";
// defparam \LED_TR[6]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[6]~reg0 .sum_lutc_input = "cin";
// defparam \LED_TR[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~4_combout  = (\D[5]~combout  & (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ))))

	.clk(gnd),
	.dataa(\D[5]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = "00aa";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~5_combout  = ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0  & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = "cc00";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~7_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = "f000";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~6_combout  = (\D[4]~combout  & (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ))))

	.clk(gnd),
	.dataa(\D[4]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = "00aa";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~8_combout  = (((\D[3]~combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[3]~combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = "00f0";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~9_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = "0f00";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[2]~combout ),
	.padio(D[2]));
// synopsys translate_off
// defparam \D[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~11_combout  = (((\D[2]~combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[2]~combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = "f000";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~10_combout  = (((\D[2]~combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[2]~combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = "00f0";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[49]~10_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_42  = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[49]~10_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_42 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .lut_mask = "ffee";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\Div0|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_44  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\Div0|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_42 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_44 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .lut_mask = "ff01";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_46  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_44 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_46 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .lut_mask = "ffef";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[52]~4_combout  & !\Div0|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_46 ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .lut_mask = "ff1f";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~0_combout  = (\D[7]~combout  & (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ))))

	.clk(gnd),
	.dataa(\D[7]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = "00aa";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~1_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = "f000";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~2_combout  = (((\D[6]~combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[6]~combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = "00f0";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~3_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = "f000";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .operation_mode = "normal";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .output_mode = "comb_only";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & ((\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_48  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & ((\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_48 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .cin_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .lut_mask = "ff0e";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\Div0|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_50  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\Div0|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_48 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_50 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin0_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin1_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .cin_used = "true";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .lut_mask = "ff01";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .operation_mode = "arithmetic";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .output_mode = "none";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .register_cascade_mode = "off";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .sum_lutc_input = "cin";
// defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \TR[0]~reg0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0  = (((!(!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_50 ))))
// \TR[0]~reg0_regout  = DFFEAS(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010010010101),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ),
	.regout(\TR[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \TR[0]~reg0 .cin0_used = "true";
// defparam \TR[0]~reg0 .cin1_used = "true";
// defparam \TR[0]~reg0 .cin_used = "true";
// defparam \TR[0]~reg0 .lut_mask = "0f0f";
// defparam \TR[0]~reg0 .operation_mode = "normal";
// defparam \TR[0]~reg0 .output_mode = "reg_and_comb";
// defparam \TR[0]~reg0 .register_cascade_mode = "off";
// defparam \TR[0]~reg0 .sum_lutc_input = "cin";
// defparam \TR[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0  & (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Mux2~0 .lut_mask = "00aa";
// defparam \Mux2~0 .operation_mode = "normal";
// defparam \Mux2~0 .output_mode = "comb_only";
// defparam \Mux2~0 .register_cascade_mode = "off";
// defparam \Mux2~0 .sum_lutc_input = "datac";
// defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \LED_TR[0]~reg0 (
// Equation(s):
// \LED_TR[0]~reg0_regout  = DFFEAS((((!\Mux2~0_combout ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux2~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_TR[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000100));
// synopsys translate_off
// defparam \LED_TR[0]~reg0 .lut_mask = "0f0f";
// defparam \LED_TR[0]~reg0 .operation_mode = "normal";
// defparam \LED_TR[0]~reg0 .output_mode = "reg_only";
// defparam \LED_TR[0]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[0]~reg0 .sum_lutc_input = "datac";
// defparam \LED_TR[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \LED_TR[1]~reg0 (
// Equation(s):
// \LED_TR[1]~reg0_regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_TR[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \LED_TR[1]~reg0 .lut_mask = "ffff";
// defparam \LED_TR[1]~reg0 .operation_mode = "normal";
// defparam \LED_TR[1]~reg0 .output_mode = "reg_only";
// defparam \LED_TR[1]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[1]~reg0 .sum_lutc_input = "datac";
// defparam \LED_TR[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \LED_TR[2]~reg0 (
// Equation(s):
// \LED_TR[2]~reg0_regout  = DFFEAS((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ) # (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_TR[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \LED_TR[2]~reg0 .lut_mask = "aaff";
// defparam \LED_TR[2]~reg0 .operation_mode = "normal";
// defparam \LED_TR[2]~reg0 .output_mode = "reg_only";
// defparam \LED_TR[2]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[2]~reg0 .sum_lutc_input = "datac";
// defparam \LED_TR[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \LED_TR[3]~reg0 (
// Equation(s):
// \LED_TR[3]~reg0_regout  = DFFEAS((((!\Mux2~0_combout ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux2~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_TR[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000100));
// synopsys translate_off
// defparam \LED_TR[3]~reg0 .lut_mask = "0f0f";
// defparam \LED_TR[3]~reg0 .operation_mode = "normal";
// defparam \LED_TR[3]~reg0 .output_mode = "reg_only";
// defparam \LED_TR[3]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[3]~reg0 .sum_lutc_input = "datac";
// defparam \LED_TR[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \LED_TR[4]~reg0 (
// Equation(s):
// \LED_TR[4]~reg0_regout  = DFFEAS((((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_TR[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \LED_TR[4]~reg0 .lut_mask = "00ff";
// defparam \LED_TR[4]~reg0 .operation_mode = "normal";
// defparam \LED_TR[4]~reg0 .output_mode = "reg_only";
// defparam \LED_TR[4]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[4]~reg0 .sum_lutc_input = "datac";
// defparam \LED_TR[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \LED_TR[5]~reg0 (
// Equation(s):
// \LED_TR[5]~reg0_regout  = DFFEAS((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0  & (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 )))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_TR[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \LED_TR[5]~reg0 .lut_mask = "0055";
// defparam \LED_TR[5]~reg0 .operation_mode = "normal";
// defparam \LED_TR[5]~reg0 .output_mode = "reg_only";
// defparam \LED_TR[5]~reg0 .register_cascade_mode = "off";
// defparam \LED_TR[5]~reg0 .sum_lutc_input = "datac";
// defparam \LED_TR[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout  = ((\D[3]~combout ))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT  = CARRY(((\D[3]~combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48  = CARRY(((\D[3]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[3]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .lut_mask = "cccc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .lut_mask = "f0f0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~25 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ),
	.pathsel(11'b00100000000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .lut_mask = "ffcc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .output_mode = "none";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout  = \D[4]~combout  $ ((((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17  = CARRY((!\D[4]~combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_42  = CARRY((!\D[4]~combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ))))

	.clk(gnd),
	.dataa(\D[4]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_42 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .lut_mask = "a505";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  = (\D[5]~combout  $ ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2  = CARRY(((\D[5]~combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[5]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .lut_mask = "3ccf";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout  = (\D[6]~combout  $ ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ) # (!\D[6]~combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_44  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ) # (!\D[6]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[6]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_44 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .lut_mask = "3c3f";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout  = (\D[7]~combout  $ ((!(!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_44 ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22  = CARRY(((\D[7]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_46  = CARRY(((\D[7]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[7]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~12COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_46 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .lut_mask = "c30c";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  = ((((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_46 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~2 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .lut_mask = "f0f0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[52]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~10_combout  = ((\D[5]~combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[5]~combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~10 .lut_mask = "00cc";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~10 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~10 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~10 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~10 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[52]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~11_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~11 .lut_mask = "cc00";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~11 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~11 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~11 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~11 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[52]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[51]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~15_combout  = (((\D[4]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[4]~combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~15 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~15 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~15 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~15 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~15 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[51]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~16_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~16 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~16 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~16 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~16 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~16 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[51]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[50]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~25_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~25 .lut_mask = "0f00";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~25 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~25 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~25 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~25 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[50]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~24_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & \D[3]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.datad(\D[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~24 .lut_mask = "0f00";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~24 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~24 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~24 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~24 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[50]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~combout  = (\D[2]~combout )
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUT  = CARRY((\D[2]~combout ))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUTCOUT1_56  = CARRY((\D[2]~combout ))

	.clk(gnd),
	.dataa(\D[2]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUTCOUT1_56 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] .lut_mask = "aaaa";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~COUTCOUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .lut_mask = "f0f0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_46  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~37_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~30 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_46 ),
	.pathsel(11'b00010000000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .lut_mask = "ffaa";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .output_mode = "none";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[50]~25_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[50]~24_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[50]~25_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[50]~24_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_48  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[50]~25_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[50]~24_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_46 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~25_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~32COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_48 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .lut_mask = "e101";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27  $ (((\Mod0|auto_generated|divider|divider|StageOut[51]~15_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[51]~16_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[51]~15_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[51]~16_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17COUT1_50  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[51]~15_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[51]~16_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_48 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~15_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~27COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17COUT1_50 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .lut_mask = "1eef";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17  $ (((\Mod0|auto_generated|divider|divider|StageOut[52]~10_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[52]~11_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[52]~10_combout  & !\Mod0|auto_generated|divider|divider|StageOut[52]~11_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17COUT1_50 ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~17COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .lut_mask = "1e1f";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[54]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~23_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~23 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~23 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~23 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~23 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~23 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[54]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~22_combout  = (((\D[7]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[7]~combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~22 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~22 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~22 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~22 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~22 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[54]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[53]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~13_combout  = ((\D[6]~combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[6]~combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~13 .lut_mask = "00cc";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~13 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~13 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~13 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~13 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[53]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~14_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~14 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~14 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~14 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~14 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~14 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[53]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[53]~13_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[53]~14_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[53]~13_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~14_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_52  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[53]~13_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~14_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~13_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_52 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .lut_mask = "e10e";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[54]~23_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[54]~22_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_54  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[54]~23_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[54]~22_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_52 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[54]~23_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[54]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~12COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_54 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .lut_mask = "ff01";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .output_mode = "none";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  = (((!(!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ) # 
// (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_54 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~7 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin0_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin1_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .lut_mask = "0f0f";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .sum_lutc_input = "cin";
// defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[62]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~3_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & ((\D[6]~combout )))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~10_combout ),
	.datab(\D[6]~combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~3 .lut_mask = "00ac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~3 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~3 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~3 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~3 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[62]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~4_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .lut_mask = "cc00";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[61]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~12_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .lut_mask = "cc00";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[61]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~2_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & ((\D[5]~combout )))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0_combout ),
	.datab(\D[5]~combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~2 .lut_mask = "00ac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~2 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~2 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~2 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~2 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[61]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[60]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~5_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~5 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~5 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~5 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~5 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~5 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[60]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~6_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & (\D[4]~combout ))))

	.clk(gnd),
	.dataa(\D[4]~combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~15_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .lut_mask = "0c0a";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout  = (\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout )))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "eeee";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout  = (((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .lut_mask = "f0f0";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout )))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_29  = CARRY(((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_29 ),
	.pathsel(11'b00100000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_31 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "e101";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "e10e";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \CH[3]~reg0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  = (((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \CH[3]~reg0_regout  = DFFEAS(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.regout(\CH[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \CH[3]~reg0 .cin0_used = "true";
// defparam \CH[3]~reg0 .cin1_used = "true";
// defparam \CH[3]~reg0 .lut_mask = "f0f0";
// defparam \CH[3]~reg0 .operation_mode = "normal";
// defparam \CH[3]~reg0 .output_mode = "reg_and_comb";
// defparam \CH[3]~reg0 .register_cascade_mode = "off";
// defparam \CH[3]~reg0 .sum_lutc_input = "cin";
// defparam \CH[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[18]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~8_combout  = (\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & (((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~8 .lut_mask = "aa00";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~8 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~8 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~8 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~8 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~7_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = "0e0a";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~7 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~7 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~7 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~7 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[18]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~14_combout  = (((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = "f000";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~14 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~14 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~14 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~14 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~4_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "0e0c";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~9_combout  = ((!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout  & ((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = "3300";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~9 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~9 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~9 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~9 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[16]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~0_combout  = ((!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~5_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~0 .lut_mask = "00fa";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~0 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~0 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~0 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~0 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[16]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[59]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~17_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~17 .lut_mask = "cc00";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~17 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~17 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~17 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~17 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[59]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~18_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout  & ((\D[3]~combout )))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~combout ),
	.datab(\D[3]~combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~18 .lut_mask = "005c";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~18 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~18 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~18 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~18 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[59]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout  = (\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout ))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout )))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_41  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_41 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "eeee";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout  = (((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .lut_mask = "f0f0";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33  = CARRY((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 ),
	.pathsel(11'b00010000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Div1|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[16]~0_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~9_combout  & (!\Div1|auto_generated|divider|divider|StageOut[16]~0_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_35  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~9_combout  & (!\Div1|auto_generated|divider|divider|StageOut[16]~0_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_35 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e101";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  $ (((!\Div1|auto_generated|divider|divider|StageOut[17]~14_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  & ((\Div1|auto_generated|divider|divider|StageOut[17]~14_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_37  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_35  & ((\Div1|auto_generated|divider|divider|StageOut[17]~14_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_37 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e10e";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\Div1|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~8_combout  & (!\Div1|auto_generated|divider|divider|StageOut[18]~7_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_37 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[18]~8_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \CH[2]~reg0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  = (((!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))
// \CH[2]~reg0_regout  = DFFEAS(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.regout(\CH[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \CH[2]~reg0 .cin0_used = "true";
// defparam \CH[2]~reg0 .cin1_used = "true";
// defparam \CH[2]~reg0 .lut_mask = "0f0f";
// defparam \CH[2]~reg0 .operation_mode = "normal";
// defparam \CH[2]~reg0 .output_mode = "reg_and_comb";
// defparam \CH[2]~reg0 .register_cascade_mode = "off";
// defparam \CH[2]~reg0 .sum_lutc_input = "cin";
// defparam \CH[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[23]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[23]~6_combout  = ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  & ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~6 .lut_mask = "cc00";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~6 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~6 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~6 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~6 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[23]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[23]~5_combout  = (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// ((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~5 .lut_mask = "00ec";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~5 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~5 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~5 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~5 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[23]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[22]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~10_combout  = ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~10 .lut_mask = "cc00";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~10 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~10 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~10 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~10 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~1_combout  = (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|StageOut[16]~0_combout ) # 
// ((!\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout  & \Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|StageOut[16]~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "00f4";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[21]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~15_combout  = (((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & !\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~15 .lut_mask = "00f0";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~15 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~15 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~15 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~15 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~11_combout  = ((!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "0f0c";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[58]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~27_combout  = (\D[2]~combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ))))

	.clk(gnd),
	.dataa(\D[2]~combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000101));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~27 .lut_mask = "0a0a";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~27 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~27 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~27 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~27 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[58]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~26_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[3]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~26 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~26 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~26 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~26 .register_cascade_mode = "off";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~26 .sum_lutc_input = "datac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[58]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout  = (\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout ))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout )))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_41  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_41 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "eeee";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout  = (((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .lut_mask = "f0f0";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_33  = CARRY((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_33 ),
	.pathsel(11'b00010000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffaa";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Div1|auto_generated|divider|divider|StageOut[21]~15_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[21]~11_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~15_combout  & (!\Div1|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_35  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~15_combout  & (!\Div1|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_33 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_35 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e101";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  $ (((!\Div1|auto_generated|divider|divider|StageOut[22]~10_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  & ((\Div1|auto_generated|divider|divider|StageOut[22]~10_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_37  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_35  & ((\Div1|auto_generated|divider|divider|StageOut[22]~10_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_37 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e10e";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\Div1|auto_generated|divider|divider|StageOut[23]~5_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\Div1|auto_generated|divider|divider|StageOut[23]~5_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_37 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \CH[1]~reg0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  = (((!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))
// \CH[1]~reg0_regout  = DFFEAS(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.regout(\CH[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \CH[1]~reg0 .cin0_used = "true";
// defparam \CH[1]~reg0 .cin1_used = "true";
// defparam \CH[1]~reg0 .lut_mask = "0f0f";
// defparam \CH[1]~reg0 .operation_mode = "normal";
// defparam \CH[1]~reg0 .output_mode = "reg_and_comb";
// defparam \CH[1]~reg0 .register_cascade_mode = "off";
// defparam \CH[1]~reg0 .sum_lutc_input = "cin";
// defparam \CH[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[28]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[28]~2_combout  = (!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ) # 
// ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\Div1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~2 .lut_mask = "00f8";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~2 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~2 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~2 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~2 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[28]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[28]~3_combout  = ((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & ((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~3 .lut_mask = "cc00";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~3 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~3 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~3 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~3 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[28]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[27]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~12_combout  = (!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|StageOut[21]~11_combout ) # 
// ((!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout  & \Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~12 .lut_mask = "00dc";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~12 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~12 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~12 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~12 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[27]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~13_combout  = (((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  & \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~13 .lut_mask = "f000";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~13 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~13 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~13 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~13 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[27]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[26]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[26]~16_combout  = ((!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~27_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[58]~26_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[26]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~16 .lut_mask = "00ee";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~16 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~16 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~16 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~16 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[26]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[26]~17_combout  = (((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & !\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[26]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~17 .lut_mask = "00f0";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~17 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~17 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~17 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~17 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[26]~17 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[1]~combout ),
	.padio(D[1]));
// synopsys translate_off
// defparam \D[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[25]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[25]~19_combout  = (((\D[1]~combout  & \Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[1]~combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[25]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~19 .lut_mask = "f000";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~19 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~19 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~19 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~19 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \Div1|auto_generated|divider|divider|StageOut[25]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[25]~18_combout  = (((\D[1]~combout  & !\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[1]~combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Div1|auto_generated|divider|divider|StageOut[25]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~18 .lut_mask = "00f0";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~18 .operation_mode = "normal";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~18 .output_mode = "comb_only";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~18 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~18 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|StageOut[25]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  = CARRY((\Div1|auto_generated|divider|divider|StageOut[25]~19_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[25]~18_combout )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31  = CARRY((\Div1|auto_generated|divider|divider|StageOut[25]~19_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[25]~18_combout )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[25]~19_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[25]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .lut_mask = "ffee";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .sum_lutc_input = "datac";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[26]~16_combout  & (!\Div1|auto_generated|divider|divider|StageOut[26]~17_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_33  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[26]~16_combout  & (!\Div1|auto_generated|divider|divider|StageOut[26]~17_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[26]~16_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[26]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_33 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .lut_mask = "ff01";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  & ((\Div1|auto_generated|divider|divider|StageOut[27]~12_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[27]~13_combout ))))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_35  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_33  & ((\Div1|auto_generated|divider|divider|StageOut[27]~12_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[27]~13_combout ))))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_35 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .lut_mask = "ff0e";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[28]~2_combout  & (!\Div1|auto_generated|divider|divider|StageOut[28]~3_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 )))
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_37  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[28]~2_combout  & (!\Div1|auto_generated|divider|divider|StageOut[28]~3_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_35 )))

	.clk(gnd),
	.dataa(\Div1|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_37 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin0_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin1_used = "true";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .lut_mask = "ff01";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .operation_mode = "arithmetic";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .output_mode = "none";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .register_cascade_mode = "off";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .sum_lutc_input = "cin";
// defparam \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \CH[0]~reg0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0  = (((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 )))
// \CH[0]~reg0_regout  = DFFEAS(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010010010101),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.regout(\CH[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \CH[0]~reg0 .cin0_used = "true";
// defparam \CH[0]~reg0 .cin1_used = "true";
// defparam \CH[0]~reg0 .lut_mask = "0f0f";
// defparam \CH[0]~reg0 .operation_mode = "normal";
// defparam \CH[0]~reg0 .output_mode = "reg_and_comb";
// defparam \CH[0]~reg0 .register_cascade_mode = "off";
// defparam \CH[0]~reg0 .sum_lutc_input = "cin";
// defparam \CH[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \LED_CH[0]~reg0 (
// Equation(s):
// \LED_CH[0]~reg0_regout  = DFFEAS((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ) # ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ) # (!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 )))), GLOBAL(\clk~combout ), VCC, , 
// \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \LED_CH[0]~reg0 .lut_mask = "fedd";
// defparam \LED_CH[0]~reg0 .operation_mode = "normal";
// defparam \LED_CH[0]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[0]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[0]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \LED_CH[1]~reg0 (
// Equation(s):
// \LED_CH[1]~reg0_regout  = DFFEAS(((\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0  $ (!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )) # (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 )), 
// GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \LED_CH[1]~reg0 .lut_mask = "f33f";
// defparam \LED_CH[1]~reg0 .operation_mode = "normal";
// defparam \LED_CH[1]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[1]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[1]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \LED_CH[2]~reg0 (
// Equation(s):
// \LED_CH[2]~reg0_regout  = DFFEAS((((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ) # (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 )) # (!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )), 
// GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \LED_CH[2]~reg0 .lut_mask = "fff3";
// defparam \LED_CH[2]~reg0 .operation_mode = "normal";
// defparam \LED_CH[2]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[2]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[2]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \LED_CH[3]~reg0 (
// Equation(s):
// \LED_CH[3]~reg0_regout  = DFFEAS(((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & (\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0  $ (\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ) # (!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 )))), GLOBAL(\clk~combout ), VCC, , 
// \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \LED_CH[3]~reg0 .lut_mask = "3fc3";
// defparam \LED_CH[3]~reg0 .operation_mode = "normal";
// defparam \LED_CH[3]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[3]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[3]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \LED_CH[4]~reg0 (
// Equation(s):
// \LED_CH[4]~reg0_regout  = DFFEAS(((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0  & ((\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ) # (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 )))), 
// GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \LED_CH[4]~reg0 .lut_mask = "00f3";
// defparam \LED_CH[4]~reg0 .operation_mode = "normal";
// defparam \LED_CH[4]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[4]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[4]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \LED_CH[5]~reg0 (
// Equation(s):
// \LED_CH[5]~reg0_regout  = DFFEAS((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ) # ((\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((!\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ))) # (!\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & (!\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & 
// !\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \LED_CH[5]~reg0 .lut_mask = "ceef";
// defparam \LED_CH[5]~reg0 .operation_mode = "normal";
// defparam \LED_CH[5]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[5]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[5]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \LED_CH[6]~reg0 (
// Equation(s):
// \LED_CH[6]~reg0_regout  = DFFEAS(((\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ) # (\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  $ (\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ))), 
// GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_CH[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \LED_CH[6]~reg0 .lut_mask = "ff3c";
// defparam \LED_CH[6]~reg0 .operation_mode = "normal";
// defparam \LED_CH[6]~reg0 .output_mode = "reg_only";
// defparam \LED_CH[6]~reg0 .register_cascade_mode = "off";
// defparam \LED_CH[6]~reg0 .sum_lutc_input = "datac";
// defparam \LED_CH[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \D[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\D[0]~combout ),
	.padio(D[0]));
// synopsys translate_off
// defparam \D[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout  = ((\D[5]~combout ))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\D[5]~combout )))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\D[5]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\D[5]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31  = CARRY(((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ),
	.pathsel(11'b00100000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \D[6]~combout  $ ((((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!\D[6]~combout  & ((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33  = CARRY((!\D[6]~combout  & ((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ))))

	.clk(gnd),
	.dataa(\D[6]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a505";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \D[7]~combout  $ ((((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\D[7]~combout  & ((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_35  = CARRY((\D[7]~combout  & ((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ))))

	.clk(gnd),
	.dataa(\D[7]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_35 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a50a";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[17]~24 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~24_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~24 .lut_mask = "f000";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~24 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~24 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~24 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~24 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[17]~23 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~23_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \D[6]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\D[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~23 .lut_mask = "0f00";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~23 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~23 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~23 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~23 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[17]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~21_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout  & \Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = "0f00";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~21 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~21 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~21 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~20_combout  = (((\D[5]~combout  & !\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[5]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = "00f0";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~20 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~20 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~20 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[16]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout  = (\D[4]~combout )
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\D[4]~combout ))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_35  = CARRY((\D[4]~combout ))

	.clk(gnd),
	.dataa(\D[4]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_35 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_37  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_37 ),
	.pathsel(11'b00010000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Mod1|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[16]~21_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[16]~21_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_37 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\Mod1|auto_generated|divider|divider|StageOut[17]~24_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[17]~24_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39  & ((\Mod1|auto_generated|divider|divider|StageOut[17]~24_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[17]~24_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[18]~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~26_combout  = ((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~26 .lut_mask = "cc00";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~26 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~26 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~26 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~26 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[18]~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~25_combout  = (((\D[7]~combout  & !\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[7]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~25 .lut_mask = "00f0";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~25 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~25 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~25 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~25 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[18]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[18]~26_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[18]~25_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_43  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[18]~26_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[18]~25_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[18]~26_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[18]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_43 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[23]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~16_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~16 .lut_mask = "f000";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~16 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~16 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~16 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~16 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[23]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~15_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))) # (!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\D[6]~combout ))))

	.clk(gnd),
	.dataa(\D[6]~combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~15 .lut_mask = "00ca";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~15 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~15 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~15 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~15 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[23]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[22]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~22_combout  = ((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~22 .lut_mask = "c0c0";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~22 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~22 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~22 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~22 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[22]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~12_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\D[5]~combout )))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~combout ),
	.datab(\D[5]~combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~12 .lut_mask = "005c";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~12 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~12 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~12 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~12 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[22]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[21]~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~18_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout  & \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .lut_mask = "0f00";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[21]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~17_combout  = (((\D[4]~combout  & !\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D[4]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~17 .lut_mask = "00f0";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~17 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~17 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~17 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~17 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[21]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout  = (\D[3]~combout )
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((\D[3]~combout ))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_35  = CARRY((\D[3]~combout ))

	.clk(gnd),
	.dataa(\D[3]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_35 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "aaaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_37  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_37 ),
	.pathsel(11'b00010000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[21]~17_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~17_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_39  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~17_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_37 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[21]~18_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_39 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\Mod1|auto_generated|divider|divider|StageOut[22]~22_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~22_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_41  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_39  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~22_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[22]~22_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_41 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e10e";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[23]~16_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[23]~15_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_43  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[23]~16_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[23]~15_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_41 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[23]~16_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[23]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_43 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[26]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~7_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \D[3]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\D[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~7 .lut_mask = "0f00";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~7 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~7 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~7 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~7 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[26]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  = ((!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout  & (\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000110));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~8 .lut_mask = "3030";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~8 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~8 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~8 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~8 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[26]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~combout  = (\D[2]~combout )
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY((\D[2]~combout ))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_35  = CARRY((\D[2]~combout ))

	.clk(gnd),
	.dataa(\D[2]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_35 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "aaaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  = CARRY(((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_37  = CARRY(((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_37 ),
	.pathsel(11'b00100000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .lut_mask = "ffcc";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  $ (((!\Mod1|auto_generated|divider|divider|StageOut[26]~7_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[26]~7_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 )))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_39  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[26]~7_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_37 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_39 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "e101";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[28]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~13_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~13 .lut_mask = "00ec";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~13 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~13 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~13 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~13 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[28]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~14_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~14 .lut_mask = "f000";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~14 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~14 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~14 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~14 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[28]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[27]~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~19_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~19 .lut_mask = "f000";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~19 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~19 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~19 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~19 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[27]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~9_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ))) # (!\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\D[4]~combout ))))

	.clk(gnd),
	.dataa(\D[4]~combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~9 .lut_mask = "002e";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~9 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~9 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~9 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~9 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[27]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  $ (((!\Mod1|auto_generated|divider|divider|StageOut[27]~19_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[27]~19_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_41  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_39  & ((\Mod1|auto_generated|divider|divider|StageOut[27]~19_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[27]~19_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_41 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "e10e";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[28]~13_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[28]~14_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_43  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[28]~13_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[28]~14_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_41 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[28]~13_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[28]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_43 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .lut_mask = "ff01";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~5_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = "f000";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~5 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~5 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~5 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~5 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[32]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~4_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// ((!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ))) # (!\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\D[3]~combout ))))

	.clk(gnd),
	.dataa(\D[3]~combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~4 .lut_mask = "003a";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~4 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~4 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~4 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~4 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[32]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[31]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~2_combout  = ((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~combout  & ((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~2 .lut_mask = "3300";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~2 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~2 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~2 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~2 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  = (\D[2]~combout  & (((!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\D[2]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = "00aa";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~combout  = (\D[1]~combout )
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY((\D[1]~combout ))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_35  = CARRY((\D[1]~combout ))

	.clk(gnd),
	.dataa(\D[1]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_35 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "aaaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_37  = CARRY((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_37 ),
	.pathsel(11'b00010000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffaa";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  $ (((!\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_39  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_37 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_39 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ))))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_41  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_39  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_41 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "e10e";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[33]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~11_combout  = (((\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~11 .lut_mask = "f000";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~11 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~11 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~11 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~11 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \Mod1|auto_generated|divider|divider|StageOut[33]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~10_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~10 .lut_mask = "3320";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~10 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~10 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~10 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~10 .sum_lutc_input = "datac";
// defparam \Mod1|auto_generated|divider|divider|StageOut[33]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~11_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~10_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_43  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~11_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~10_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_41 )))

	.clk(gnd),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[33]~11_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[33]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_43 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
// defparam \Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \DV[3]~reg0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[38]~6  = (\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ))))
// \DV[3]~reg0_regout  = DFFEAS(\Mod1|auto_generated|divider|divider|StageOut[38]~6 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[38]~6 ),
	.regout(\DV[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \DV[3]~reg0 .lut_mask = "ccfa";
// defparam \DV[3]~reg0 .operation_mode = "normal";
// defparam \DV[3]~reg0 .output_mode = "reg_and_comb";
// defparam \DV[3]~reg0 .register_cascade_mode = "off";
// defparam \DV[3]~reg0 .sum_lutc_input = "datac";
// defparam \DV[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \DV[2]~reg0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~3  = (\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ))))
// \DV[2]~reg0_regout  = DFFEAS(\Mod1|auto_generated|divider|divider|StageOut[37]~3 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.regout(\DV[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \DV[2]~reg0 .lut_mask = "f0ee";
// defparam \DV[2]~reg0 .operation_mode = "normal";
// defparam \DV[2]~reg0 .output_mode = "reg_and_comb";
// defparam \DV[2]~reg0 .register_cascade_mode = "off";
// defparam \DV[2]~reg0 .sum_lutc_input = "datac";
// defparam \DV[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \DV[1]~reg0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~0  = ((\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~combout ))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\D[1]~combout )))
// \DV[1]~reg0_regout  = DFFEAS(\Mod1|auto_generated|divider|divider|StageOut[36]~0 , GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\D[1]~combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.regout(\DV[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \DV[1]~reg0 .lut_mask = "0fcc";
// defparam \DV[1]~reg0 .operation_mode = "normal";
// defparam \DV[1]~reg0 .output_mode = "reg_and_comb";
// defparam \DV[1]~reg0 .register_cascade_mode = "off";
// defparam \DV[1]~reg0 .sum_lutc_input = "datac";
// defparam \DV[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \LED_DV[0]~reg0 (
// Equation(s):
// \LED_DV[0]~reg0_regout  = DFFEAS((\Mod1|auto_generated|divider|divider|StageOut[38]~6 ) # ((\D[0]~combout  & ((\Mod1|auto_generated|divider|divider|StageOut[37]~3 ) # (\Mod1|auto_generated|divider|divider|StageOut[36]~0 ))) # (!\D[0]~combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[37]~3 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[38]~6 ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \LED_DV[0]~reg0 .lut_mask = "efed";
// defparam \LED_DV[0]~reg0 .operation_mode = "normal";
// defparam \LED_DV[0]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[0]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[0]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \LED_DV[1]~reg0 (
// Equation(s):
// \LED_DV[1]~reg0_regout  = DFFEAS(((\D[0]~combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[36]~0 )) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~3 )), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \LED_DV[1]~reg0 .lut_mask = "af5f";
// defparam \LED_DV[1]~reg0 .operation_mode = "normal";
// defparam \LED_DV[1]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[1]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[1]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \LED_DV[2]~reg0 (
// Equation(s):
// \LED_DV[2]~reg0_regout  = DFFEAS((\D[0]~combout ) # (((\Mod1|auto_generated|divider|divider|StageOut[37]~3 ) # (!\Mod1|auto_generated|divider|divider|StageOut[36]~0 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \LED_DV[2]~reg0 .lut_mask = "faff";
// defparam \LED_DV[2]~reg0 .operation_mode = "normal";
// defparam \LED_DV[2]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[2]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[2]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \LED_DV[3]~reg0 (
// Equation(s):
// \LED_DV[3]~reg0_regout  = DFFEAS((\D[0]~combout  & ((\Mod1|auto_generated|divider|divider|StageOut[37]~3  $ (\Mod1|auto_generated|divider|divider|StageOut[36]~0 )))) # (!\D[0]~combout  & (((\Mod1|auto_generated|divider|divider|StageOut[36]~0 ) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[37]~3 )))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \LED_DV[3]~reg0 .lut_mask = "5fa5";
// defparam \LED_DV[3]~reg0 .operation_mode = "normal";
// defparam \LED_DV[3]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[3]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[3]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \LED_DV[4]~reg0 (
// Equation(s):
// \LED_DV[4]~reg0_regout  = DFFEAS((!\D[0]~combout  & (((\Mod1|auto_generated|divider|divider|StageOut[36]~0 ) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~3 )))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \LED_DV[4]~reg0 .lut_mask = "5505";
// defparam \LED_DV[4]~reg0 .operation_mode = "normal";
// defparam \LED_DV[4]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[4]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[4]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \LED_DV[5]~reg0 (
// Equation(s):
// \LED_DV[5]~reg0_regout  = DFFEAS((\Mod1|auto_generated|divider|divider|StageOut[38]~6 ) # ((\D[0]~combout  & (\Mod1|auto_generated|divider|divider|StageOut[37]~3  & !\Mod1|auto_generated|divider|divider|StageOut[36]~0 )) # (!\D[0]~combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[37]~3 ) # (!\Mod1|auto_generated|divider|divider|StageOut[36]~0 )))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[38]~6 ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \LED_DV[5]~reg0 .lut_mask = "dcfd";
// defparam \LED_DV[5]~reg0 .operation_mode = "normal";
// defparam \LED_DV[5]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[5]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[5]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \LED_DV[6]~reg0 (
// Equation(s):
// \LED_DV[6]~reg0_regout  = DFFEAS(((\Mod1|auto_generated|divider|divider|StageOut[38]~6 ) # (\Mod1|auto_generated|divider|divider|StageOut[37]~3  $ (\Mod1|auto_generated|divider|divider|StageOut[36]~0 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[38]~6 ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~3 ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\LED_DV[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \LED_DV[6]~reg0 .lut_mask = "cffc";
// defparam \LED_DV[6]~reg0 .operation_mode = "normal";
// defparam \LED_DV[6]~reg0 .output_mode = "reg_only";
// defparam \LED_DV[6]~reg0 .register_cascade_mode = "off";
// defparam \LED_DV[6]~reg0 .sum_lutc_input = "datac";
// defparam \LED_DV[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \TR[1]~reg0 (
// Equation(s):
// \TR[1]~reg0_regout  = DFFEAS((((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ))), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[3]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\TR[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \TR[1]~reg0 .lut_mask = "ff00";
// defparam \TR[1]~reg0 .operation_mode = "normal";
// defparam \TR[1]~reg0 .output_mode = "reg_only";
// defparam \TR[1]~reg0 .register_cascade_mode = "off";
// defparam \TR[1]~reg0 .sum_lutc_input = "datac";
// defparam \TR[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \DV[0]~reg0 (
// Equation(s):
// \DV[0]~reg0_regout  = DFFEAS((\D[0]~combout ), GLOBAL(\clk~combout ), VCC, , \Equal2~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\D[0]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\DV[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000001));
// synopsys translate_off
// defparam \DV[0]~reg0 .lut_mask = "aaaa";
// defparam \DV[0]~reg0 .operation_mode = "normal";
// defparam \DV[0]~reg0 .output_mode = "reg_only";
// defparam \DV[0]~reg0 .register_cascade_mode = "off";
// defparam \DV[0]~reg0 .sum_lutc_input = "datac";
// defparam \DV[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Start~I (
	.datain(\Start~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Start));
// synopsys translate_off
// defparam \Start~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[0]~I (
	.datain(\LED_TR[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[0]));
// synopsys translate_off
// defparam \LED_TR[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[1]~I (
	.datain(\LED_TR[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[1]));
// synopsys translate_off
// defparam \LED_TR[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[2]~I (
	.datain(\LED_TR[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[2]));
// synopsys translate_off
// defparam \LED_TR[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[3]~I (
	.datain(\LED_TR[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[3]));
// synopsys translate_off
// defparam \LED_TR[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[4]~I (
	.datain(\LED_TR[4]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[4]));
// synopsys translate_off
// defparam \LED_TR[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[5]~I (
	.datain(\LED_TR[5]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[5]));
// synopsys translate_off
// defparam \LED_TR[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_TR[6]~I (
	.datain(\LED_TR[6]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_TR[6]));
// synopsys translate_off
// defparam \LED_TR[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[0]~I (
	.datain(\LED_CH[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[0]));
// synopsys translate_off
// defparam \LED_CH[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[1]~I (
	.datain(\LED_CH[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[1]));
// synopsys translate_off
// defparam \LED_CH[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[2]~I (
	.datain(\LED_CH[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[2]));
// synopsys translate_off
// defparam \LED_CH[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[3]~I (
	.datain(\LED_CH[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[3]));
// synopsys translate_off
// defparam \LED_CH[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[4]~I (
	.datain(\LED_CH[4]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[4]));
// synopsys translate_off
// defparam \LED_CH[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[5]~I (
	.datain(\LED_CH[5]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[5]));
// synopsys translate_off
// defparam \LED_CH[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_CH[6]~I (
	.datain(\LED_CH[6]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_CH[6]));
// synopsys translate_off
// defparam \LED_CH[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[0]~I (
	.datain(\LED_DV[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[0]));
// synopsys translate_off
// defparam \LED_DV[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[1]~I (
	.datain(\LED_DV[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[1]));
// synopsys translate_off
// defparam \LED_DV[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[2]~I (
	.datain(\LED_DV[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[2]));
// synopsys translate_off
// defparam \LED_DV[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[3]~I (
	.datain(\LED_DV[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[3]));
// synopsys translate_off
// defparam \LED_DV[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[4]~I (
	.datain(\LED_DV[4]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[4]));
// synopsys translate_off
// defparam \LED_DV[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[5]~I (
	.datain(\LED_DV[5]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[5]));
// synopsys translate_off
// defparam \LED_DV[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED_DV[6]~I (
	.datain(\LED_DV[6]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(LED_DV[6]));
// synopsys translate_off
// defparam \LED_DV[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \TR[0]~I (
	.datain(\TR[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(TR[0]));
// synopsys translate_off
// defparam \TR[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \TR[1]~I (
	.datain(\TR[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(TR[1]));
// synopsys translate_off
// defparam \TR[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \TR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(TR[2]));
// synopsys translate_off
// defparam \TR[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \TR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(TR[3]));
// synopsys translate_off
// defparam \TR[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CH[0]~I (
	.datain(\CH[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(CH[0]));
// synopsys translate_off
// defparam \CH[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CH[1]~I (
	.datain(\CH[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(CH[1]));
// synopsys translate_off
// defparam \CH[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CH[2]~I (
	.datain(\CH[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(CH[2]));
// synopsys translate_off
// defparam \CH[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CH[3]~I (
	.datain(\CH[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(CH[3]));
// synopsys translate_off
// defparam \CH[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DV[0]~I (
	.datain(\DV[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(DV[0]));
// synopsys translate_off
// defparam \DV[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DV[1]~I (
	.datain(\DV[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(DV[1]));
// synopsys translate_off
// defparam \DV[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DV[2]~I (
	.datain(\DV[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(DV[2]));
// synopsys translate_off
// defparam \DV[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DV[3]~I (
	.datain(\DV[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(DV[3]));
// synopsys translate_off
// defparam \DV[3]~I .operation_mode = "output";
// synopsys translate_on

endmodule
