{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "03546f8d",
   "metadata": {},
   "source": [
    "# Chapter 2: Basic Syntax and Data Types"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44418ad0",
   "metadata": {},
   "source": [
    "## Lexical Conventions\n",
    "\n",
    "SystemVerilog follows specific lexical rules that define how the language is structured and interpreted."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "deeb395a",
   "metadata": {},
   "source": [
    "## Keywords and Reserved Words\n",
    "\n",
    "SystemVerilog has reserved keywords that cannot be used as identifiers. These include:\n",
    "- `module`, `endmodule`, `class`, `endclass`\n",
    "- `function`, `task`, `if`, `else`, `case`, `default`\n",
    "- `for`, `while`, `repeat`, `forever`\n",
    "- `logic`, `bit`, `reg`, `wire`, `int`, `real`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d6ca758",
   "metadata": {},
   "source": [
    "## Case Sensitivity\n",
    "\n",
    "SystemVerilog is case-sensitive. `Signal` and `signal` are different identifiers."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "983796dc",
   "metadata": {},
   "source": [
    "## Whitespace\n",
    "\n",
    "Spaces, tabs, and newlines are considered whitespace and are generally ignored except when they separate tokens."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a882267b",
   "metadata": {},
   "source": [
    "## Numbers and Literals\n",
    "\n",
    "```systemverilog\n",
    "// Decimal numbers\n",
    "123\n",
    "4'b1010     // 4-bit binary\n",
    "8'h2F       // 8-bit hexadecimal\n",
    "12'o377     // 12-bit octal\n",
    "\n",
    "// Real numbers\n",
    "3.14\n",
    "2.5e-3      // Scientific notation\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f20b34e5",
   "metadata": {},
   "source": [
    "## Comments and Identifiers"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "473712be",
   "metadata": {},
   "source": [
    "### Single-line Comments\n",
    "\n",
    "```systemverilog\n",
    "// This is a single-line comment\n",
    "logic [7:0] data; // Comment at end of line\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94059ddf",
   "metadata": {},
   "source": [
    "### Multi-line Comments\n",
    "\n",
    "```systemverilog\n",
    "/*\n",
    "  This is a multi-line comment\n",
    "  that spans multiple lines\n",
    "*/\n",
    "logic clock;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b2f1312",
   "metadata": {},
   "source": [
    "### Identifiers\n",
    "\n",
    "Identifiers are names used for variables, modules, functions, etc.\n",
    "\n",
    "**Rules for Identifiers:**\n",
    "- Must start with a letter (a-z, A-Z) or underscore (_)\n",
    "- Can contain letters, digits (0-9), underscores, and dollar signs ($)\n",
    "- Cannot be a reserved keyword\n",
    "\n",
    "```systemverilog\n",
    "// Valid identifiers\n",
    "logic data_bus;\n",
    "logic Clock_Signal;\n",
    "logic $display_enable;\n",
    "logic counter_8bit;\n",
    "\n",
    "// Invalid identifiers\n",
    "// logic 8bit_counter;  // Cannot start with digit\n",
    "// logic class;         // Reserved keyword\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7586054a",
   "metadata": {},
   "source": [
    "## Four-State vs. Two-State Data Types\n",
    "\n",
    "SystemVerilog distinguishes between four-state and two-state data types based on the values they can represent.\n",
    "\n",
    "**Four-state types** are essential for accurate hardware modeling because they can represent the realistic conditions found in actual digital circuits. The 'X' state is particularly valuable during simulation as it indicates uninitialized or conflicting values, helping designers identify potential issues early in the design process.\n",
    "\n",
    "**Two-state types** offer several advantages in specific scenarios. They consume less memory during simulation since they only need to track two possible states instead of four. They also provide faster simulation performance and are often preferred for testbench code where the additional states (X and Z) are not necessary."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "db87b197",
   "metadata": {},
   "source": [
    "### Four-State Data Types\n",
    "\n",
    "Can represent four logic values:\n",
    "- `0` - Logic zero\n",
    "- `1` - Logic one\n",
    "- `X` - Unknown/don't care\n",
    "- `Z` - High impedance/tri-state\n",
    "\n",
    "```systemverilog\n",
    "logic [3:0] four_state_signal;\n",
    "reg [7:0] legacy_register;\n",
    "wire enable_signal;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d37fa69",
   "metadata": {},
   "source": [
    "### Two-State Data Types\n",
    "\n",
    "Can only represent two logic values:\n",
    "- `0` - Logic zero\n",
    "- `1` - Logic one\n",
    "\n",
    "```systemverilog\n",
    "bit [3:0] two_state_signal;\n",
    "byte counter;\n",
    "int address;\n",
    "```\n",
    "\n",
    "**When to Use Each:**\n",
    "- Use four-state types for hardware modeling where X and Z states are meaningful\n",
    "- Use two-state types for testbenches and high-level modeling for better performance"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7467aa59",
   "metadata": {},
   "source": [
    "## Integer Types\n",
    "\n",
    "SystemVerilog provides several integer data types with different sizes and characteristics."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9188892a",
   "metadata": {},
   "source": [
    "## bit\n",
    "\n",
    "- Two-state data type\n",
    "- Can be single bit or vector\n",
    "- Default value: 0\n",
    "\n",
    "```systemverilog\n",
    "bit single_bit;           // 1-bit\n",
    "bit [7:0] byte_vector;    // 8-bit vector\n",
    "bit [31:0] word_data;     // 32-bit vector\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6989a63",
   "metadata": {},
   "source": [
    "## byte\n",
    "\n",
    "- Two-state, 8-bit signed integer\n",
    "- Range: -128 to +127\n",
    "\n",
    "```systemverilog\n",
    "byte signed_byte = -50;\n",
    "byte unsigned_byte = 200;  // Will wrap around due to signed nature\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b65d5f34",
   "metadata": {},
   "source": [
    "## shortint\n",
    "\n",
    "- Two-state, 16-bit signed integer\n",
    "- Range: -32,768 to +32,767\n",
    "\n",
    "```systemverilog\n",
    "shortint temperature = -25;\n",
    "shortint pressure = 1013;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f6116fe6",
   "metadata": {},
   "source": [
    "## int\n",
    "\n",
    "- Two-state, 32-bit signed integer\n",
    "- Range: -2,147,483,648 to +2,147,483,647\n",
    "\n",
    "```systemverilog\n",
    "int address = 32'h1000_0000;\n",
    "int counter = 0;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9b49d29",
   "metadata": {},
   "source": [
    "## longint\n",
    "\n",
    "- Two-state, 64-bit signed integer\n",
    "- Range: -9,223,372,036,854,775,808 to +9,223,372,036,854,775,807\n",
    "\n",
    "```systemverilog\n",
    "longint timestamp = 64'h123456789ABCDEF0;\n",
    "longint large_number = 1000000000000;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "40fd970e",
   "metadata": {},
   "source": [
    "## Comparison Table\n",
    "\n",
    "\n",
    "| Type     | Size | States | Signed | Range |\n",
    "|----------|------|--------|--------|-------|\n",
    "| bit      | 1+   | 2      | No     | 0 to 2^n-1 |\n",
    "| byte     | 8    | 2      | Yes    | -2^7 to +2^7-1 (-128 to +127) |\n",
    "| shortint | 16   | 2      | Yes    | -2^15 to +2^15-1 (-32,768 to +32,767) |\n",
    "| int      | 32   | 2      | Yes    | -2^31 to +2^31-1 (-2,147,483,648 to +2,147,483,647) |\n",
    "| longint  | 64   | 2      | Yes    | -2^63 to +2^63-1 (-9,223,372,036,854,775,808 to +9,223,372,036,854,775,807) |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a46711e6",
   "metadata": {},
   "source": [
    "## Real and String Types"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0152aa18",
   "metadata": {},
   "source": [
    "### Real Types\n",
    "SystemVerilog supports floating-point numbers with different precisions.\n",
    "\n",
    "```systemverilog\n",
    "// Double-precision real (64-bit)\n",
    "real temperature = 25.5;\n",
    "real voltage = 3.3e-3;\n",
    "\n",
    "// Single-precision real (32-bit)\n",
    "shortreal frequency = 100.0e6;  // 100 MHz\n",
    "\n",
    "// Real number operations\n",
    "real result = 3.14159 * 2.5;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "089a29d8",
   "metadata": {},
   "source": [
    "### String Type\n",
    "Dynamic string type that can hold variable-length strings.\n",
    "\n",
    "```systemverilog\n",
    "string message = \"Hello, SystemVerilog!\";  // String initialization\n",
    "string empty_string = \"\";                  // Empty string initialization\n",
    "string formatted;                          // Uninitialized string\n",
    "\n",
    "// String operations\n",
    "formatted = $sformatf(\"Value: %d\", 42);  // Formatted string\n",
    "message = {message, \" Welcome!\"};        // Concatenation\n",
    "\n",
    "// String methods\n",
    "int len = message.len();  // Get length\n",
    "\n",
    "// Case conversion\n",
    "string upper = message.toupper();  // Convert to uppercase\n",
    "string lower = message.tolower();  // Convert to lowercase\n",
    "\n",
    "// More substring operations\n",
    "string sub = message.substr(0, 5);          // Extract substring\n",
    "string sub_from_index = message.substr(7);  // From index 7 to end\n",
    "string sub_range = message.substr(7, 6);    // 6 chars starting from index 7\n",
    "\n",
    "// Character access\n",
    "byte first_char = message.getc(0);  // Get character at index 0\n",
    "byte char_at_5 = message.getc(5);   // Get character at index 5\n",
    "message.putc(5, \",\");               // Set character at index 5 to ','\n",
    "\n",
    "// String comparison\n",
    "string test_str = \"Hello\";\n",
    "int compare_result = message.compare(test_str);  // Compare strings\n",
    "bit is_equal = (message == test_str);            // Direct equality check\n",
    "\n",
    "// String to number conversion\n",
    "string number_str = \"456\";               // String representing a number\n",
    "string float_str = \"78.9\";               // String representing a float\n",
    "int converted_int = number_str.atoi();   // String to integer\n",
    "real converted_real = float_str.atof();  // String to real/float\n",
    "\n",
    "// Additional formatting examples\n",
    "string hex_format = $sformatf(\"Hex: %h\", 255);                        // Hexadecimal format\n",
    "string bin_format = $sformatf(\"Binary: %b\", 15);                      // Binary format\n",
    "string multi_format = $sformatf(\"Dec:%d Hex:%h Oct:%o\", 42, 42, 42);  // Multiple formats\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f564723b",
   "metadata": {},
   "source": [
    "## Arrays: Packed vs. Unpacked\n",
    "\n",
    "Arrays in SystemVerilog can be either packed or unpacked, each serving different purposes in digital design and verification. Understanding the differences between these two array types is crucial for efficient coding and optimal hardware synthesis."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7d9f569",
   "metadata": {},
   "source": [
    "### Packed Arrays\n",
    "\n",
    "Packed arrays store all elements contiguously in memory as a single vector, making them ideal for hardware representation and bitwise operations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3dcd894",
   "metadata": {},
   "source": [
    "#### Characteristics of Packed Arrays:\n",
    "- Elements are stored as a continuous block of bits\n",
    "- Support bitwise operations across the entire array\n",
    "- More efficient for hardware synthesis\n",
    "- Dimensions are specified **before** the variable name\n",
    "- Can be used in assignments as a single entity\n",
    "- Support bit-select and part-select operations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "97828e59",
   "metadata": {},
   "source": [
    "#### Syntax:\n",
    "```systemverilog\n",
    "// General syntax: data_type [packed_dimension] variable_name\n",
    "bit [7:0] packed_byte;           // 8-bit packed array\n",
    "logic [3:0][7:0] packed_2d;      // 2D packed array: 4 elements of 8 bits each\n",
    "reg [15:0][31:0] packed_mem;     // 16 words of 32 bits each\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c7b347d",
   "metadata": {},
   "source": [
    "#### Example Usage:\n",
    "```systemverilog\n",
    "bit [3:0][7:0] packed_array;     // 4 bytes packed together\n",
    "packed_array = 32'hABCD_EF01;   // Assign entire array at once\n",
    "packed_array[2] = 8'h55;        // Access individual byte\n",
    "packed_array[1][4] = 1'b1;      // Access individual bit\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "36675b8a",
   "metadata": {},
   "source": [
    "### Unpacked Arrays\n",
    "\n",
    "Unpacked arrays store elements as separate entities in memory, with each element having its own memory location."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "73e7f945",
   "metadata": {},
   "source": [
    "#### Characteristics of Unpacked Arrays:\n",
    "- Each element occupies separate memory locations\n",
    "- Cannot perform bitwise operations across the entire array\n",
    "- More flexible for complex data structures\n",
    "- Dimensions are specified **after** the variable name\n",
    "- Elements must be accessed individually\n",
    "- Better suited for representing memories and queues"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "016c066f",
   "metadata": {},
   "source": [
    "#### Syntax:\n",
    "```systemverilog\n",
    "// General syntax: data_type variable_name [unpacked_dimension]\n",
    "bit unpacked_byte [8];           // 8 separate bits\n",
    "logic unpacked_2d [4][8];        // 2D unpacked array: 4 rows, 8 columns\n",
    "reg unpacked_mem [16][32];       // 16 words, each word has 32 bits\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "140c2f17",
   "metadata": {},
   "source": [
    "#### Example Usage:\n",
    "```systemverilog\n",
    "bit [7:0] unpacked_array [4];    // 4 separate bytes\n",
    "unpacked_array[0] = 8'hAB;       // Assign individual elements\n",
    "unpacked_array[1] = 8'hCD;\n",
    "// unpacked_array = 32'h12345678; // ERROR: Cannot assign entire array\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed83ff01",
   "metadata": {},
   "source": [
    "#### Key Differences Summary\n",
    "\n",
    "| Aspect | Packed Arrays | Unpacked Arrays |\n",
    "|--------|---------------|-----------------|\n",
    "| **Memory Layout** | Contiguous bits | Separate memory locations |\n",
    "| **Dimension Syntax** | Before variable name | After variable name |\n",
    "| **Bitwise Operations** | Supported across entire array | Only on individual elements |\n",
    "| **Assignment** | Can assign entire array | Must assign elements individually |\n",
    "| **Hardware Synthesis** | More efficient | Less efficient for simple operations |\n",
    "| **Use Cases** | Buses, registers, bit vectors | Memories, lookup tables, complex structures |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c097ccd3",
   "metadata": {},
   "source": [
    "#### Mixed Arrays\n",
    "\n",
    "SystemVerilog also supports mixed arrays that combine both packed and unpacked dimensions:\n",
    "\n",
    "```systemverilog\n",
    "// Mixed array: packed and unpacked dimensions\n",
    "logic [7:0] mixed_array [16];    // 16 separate bytes (each byte is packed)\n",
    "bit [3:0][7:0] mixed_2d [8];     // 8 separate 32-bit packed words\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1ff09c47",
   "metadata": {},
   "source": [
    "#### Best Practices\n",
    "\n",
    "1. **Use packed arrays** for:\n",
    "   - Simple bit vectors and buses\n",
    "   - When you need bitwise operations\n",
    "   - Hardware registers and signals\n",
    "   - When memory efficiency is important\n",
    "\n",
    "2. **Use unpacked arrays** for:\n",
    "   - Memory models\n",
    "   - Lookup tables\n",
    "   - When elements represent distinct entities\n",
    "   - Complex data structures\n",
    "\n",
    "3. **Consider mixed arrays** when you need both individual element access and bitwise operations within elements\n",
    "\n",
    "Understanding these differences helps you choose the appropriate array type for your specific design and verification needs, leading to more efficient and maintainable SystemVerilog code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9b8de8a8",
   "metadata": {},
   "source": [
    "### Packed Arrays\n",
    "Elements are stored contiguously in memory as a single vector.\n",
    "\n",
    "```systemverilog\n",
    "// Packed array declaration\n",
    "logic [7:0] packed_array;     // 8-bit packed array\n",
    "bit [3:0][7:0] packed_2d;     // 2D packed array: 4 elements of 8 bits each\n",
    "\n",
    "// Accessing packed arrays\n",
    "packed_array[7] = 1'b1;       // Set MSB\n",
    "packed_array[3:0] = 4'b1010;  // Set lower 4 bits\n",
    "\n",
    "// Packed arrays can be treated as vectors\n",
    "logic [31:0] word = packed_2d; // Entire array as 32-bit vector\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "31a57cf3",
   "metadata": {},
   "source": [
    "### Unpacked Arrays\n",
    "Elements are stored as separate entities in memory.\n",
    "\n",
    "```systemverilog\n",
    "// Unpacked array declaration\n",
    "logic [7:0] unpacked_array [0:15];    // 16 elements of 8 bits each\n",
    "int memory [0:1023];                  // 1024 integer elements\n",
    "bit [3:0] lookup_table [0:255];       // 256 elements of 4 bits each\n",
    "\n",
    "// Accessing unpacked arrays\n",
    "unpacked_array[0] = 8'hAA;           // Set first element\n",
    "memory[100] = 32'h12345678;          // Set element at index 100\n",
    "\n",
    "// Multi-dimensional unpacked arrays\n",
    "int matrix [0:7][0:7];               // 8x8 matrix\n",
    "matrix[2][3] = 42;                   // Set element at row 2, column 3\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "444d1d8d",
   "metadata": {},
   "source": [
    "### Dynamic Arrays\n",
    "Arrays whose size can be changed during runtime.\n",
    "\n",
    "```systemverilog\n",
    "// Dynamic array declaration\n",
    "int dynamic_array [];\n",
    "\n",
    "// Allocate memory\n",
    "dynamic_array = new[10];  // Create array with 10 elements\n",
    "\n",
    "// Access elements\n",
    "dynamic_array[0] = 100;\n",
    "dynamic_array[9] = 200;\n",
    "\n",
    "// Resize array\n",
    "dynamic_array = new[20](dynamic_array);  // Resize to 20, preserve data\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e4593832",
   "metadata": {},
   "source": [
    "### Comparison: Packed vs. Unpacked\n",
    "\n",
    "| Aspect | Packed | Unpacked |\n",
    "|--------|--------|----------|\n",
    "| Storage | Contiguous bits | Separate elements |\n",
    "| Vector operations | Supported | Not supported |\n",
    "| Bit selection | Supported | Element-wise only |\n",
    "| Memory efficiency | Higher | Lower |\n",
    "| Flexibility | Limited | Higher |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "495c799e",
   "metadata": {},
   "source": [
    "## Structures and Unions\n",
    "\n",
    "SystemVerilog supports user-defined composite data types through structures and unions, providing powerful data organization capabilities for complex hardware designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "620e5650",
   "metadata": {},
   "source": [
    "### Packed vs Unpacked Structures\n",
    "Packed structures store data contiguously in memory and can be treated as vectors, while unpacked structures may have gaps between members and are typically used for software-like data organization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec2c545e",
   "metadata": {},
   "source": [
    "### Union Data Types\n",
    "Unions allow multiple data types to occupy the same memory space, enabling efficient memory usage and type conversion operations in hardware modeling."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7f50e43",
   "metadata": {},
   "source": [
    "### Typedef Declarations\n",
    "The `typedef` keyword enables creation of reusable custom data types, promoting code modularity and making complex structures easier to manage across large designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1302d0d1",
   "metadata": {},
   "source": [
    "### Structure Assignment and Comparison\n",
    "SystemVerilog supports aggregate assignment operations for structures, allowing entire structures to be copied or compared in single operations rather than member-by-member manipulation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d72ee40",
   "metadata": {},
   "source": [
    "### Tagged Unions\n",
    "Tagged unions provide type-safe variant data types with explicit type identification, enabling robust handling of data that can represent different types at runtime."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d843b295",
   "metadata": {},
   "source": [
    "### Structures (struct)\n",
    "Group related data items together.\n",
    "\n",
    "```systemverilog\n",
    "// Basic structure definition\n",
    "typedef struct {\n",
    "    logic [7:0] opcode;\n",
    "    logic [15:0] operand1;\n",
    "    logic [15:0] operand2;\n",
    "    logic valid;\n",
    "} instruction_t;\n",
    "\n",
    "// Using the structure\n",
    "instruction_t cpu_instruction;\n",
    "cpu_instruction.opcode = 8'h01;\n",
    "cpu_instruction.operand1 = 16'h1234;\n",
    "cpu_instruction.operand2 = 16'h5678;\n",
    "cpu_instruction.valid = 1'b1;\n",
    "\n",
    "// Packed structures\n",
    "typedef struct packed {\n",
    "    logic [3:0] command;\n",
    "    logic [7:0] address;\n",
    "    logic [7:0] data;\n",
    "    logic parity;\n",
    "} packet_t;\n",
    "\n",
    "packet_t network_packet;\n",
    "// Can be treated as a 20-bit vector\n",
    "logic [19:0] raw_data = network_packet;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5d4245b6",
   "metadata": {},
   "source": [
    "### Unions\n",
    "Allow different data types to share the same memory space.\n",
    "\n",
    "```systemverilog\n",
    "// Union definition\n",
    "typedef union {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] half_word [0:1];\n",
    "    logic [7:0] byte_data [0:3];\n",
    "} data_union_t;\n",
    "\n",
    "// Using the union\n",
    "data_union_t data_reg;\n",
    "data_reg.word = 32'h12345678;\n",
    "\n",
    "// Access the same data in different formats\n",
    "$display(\"Word: %h\", data_reg.word);           // 12345678\n",
    "$display(\"Half[0]: %h\", data_reg.half_word[0]); // 5678\n",
    "$display(\"Half[1]: %h\", data_reg.half_word[1]); // 1234\n",
    "$display(\"Byte[0]: %h\", data_reg.byte_data[0]); // 78\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9eeded31",
   "metadata": {},
   "source": [
    "### Tagged Unions\n",
    "Unions with type information to ensure safe access.\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    logic [7:0] byte_val;\n",
    "    logic [15:0] word_val;\n",
    "    string str_val;\n",
    "} tagged_union_t;\n",
    "\n",
    "tagged_union_t data;\n",
    "\n",
    "// Setting values with tags\n",
    "data = tagged byte_val 8'hAA;\n",
    "data = tagged word_val 16'h1234;\n",
    "data = tagged str_val \"Hello\";\n",
    "\n",
    "// Safe access using case statement\n",
    "case (data) matches\n",
    "    tagged byte_val .b: $display(\"Byte: %h\", b);\n",
    "    tagged word_val .w: $display(\"Word: %h\", w);\n",
    "    tagged str_val .s: $display(\"String: %s\", s);\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c4a55591",
   "metadata": {},
   "source": [
    "## Best Practices and Common Pitfalls\n",
    "\n",
    "When working with SystemVerilog structures and unions, following established best practices helps avoid synthesis issues, simulation mismatches, and maintainability problems. Common pitfalls include mixing packed and unpacked types incorrectly, forgetting synthesis tool limitations, and creating overly complex nested structures that impact performance. Proper naming conventions, careful consideration of bit-width requirements, and understanding tool-specific constraints are essential for successful implementation in both simulation and hardware synthesis environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "917fc020",
   "metadata": {},
   "source": [
    "### Best Practices\n",
    "\n",
    "1. **Choose appropriate data types:**\n",
    "   ```systemverilog\n",
    "   // Good: Use two-state types for testbenches\n",
    "   int test_counter = 0;\n",
    "   \n",
    "   // Good: Use four-state types for hardware modeling\n",
    "   logic [7:0] data_bus;\n",
    "   ```\n",
    "\n",
    "2. **Use meaningful identifiers:**\n",
    "   ```systemverilog\n",
    "   // Good\n",
    "   logic clock_enable;\n",
    "   logic [7:0] instruction_opcode;\n",
    "   \n",
    "   // Avoid\n",
    "   logic ce;\n",
    "   logic [7:0] data;\n",
    "   ```\n",
    "\n",
    "3. **Initialize variables:**\n",
    "   ```systemverilog\n",
    "   int counter = 0;\n",
    "   logic [3:0] state = 4'b0000;\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bee1c391",
   "metadata": {},
   "source": [
    "### Common Pitfalls\n",
    "\n",
    "1. **Mixing four-state and two-state types:**\n",
    "   ```systemverilog\n",
    "   // Problematic: X/Z values will be converted to 0\n",
    "   logic [7:0] four_state = 8'bxxxx_xxxx;\n",
    "   int two_state = four_state;  // X becomes 0\n",
    "   ```\n",
    "\n",
    "2. **Array indexing confusion:**\n",
    "   ```systemverilog\n",
    "   // Packed array - bit selection\n",
    "   logic [7:0] packed_data;\n",
    "   packed_data[0] = 1'b1;  // Sets LSB\n",
    "   \n",
    "   // Unpacked array - element selection\n",
    "   logic [7:0] unpacked_data [0:3];\n",
    "   unpacked_data[0] = 8'hFF;  // Sets first element\n",
    "   ```\n",
    "\n",
    "3. **Signed vs. unsigned operations:**\n",
    "   ```systemverilog\n",
    "   byte signed_val = -1;           // 8'hFF\n",
    "   bit [7:0] unsigned_val = 8'hFF; // 255\n",
    "   \n",
    "   // Comparison might not work as expected\n",
    "   if (signed_val > unsigned_val)  // May not behave as intended\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9f53e1e7",
   "metadata": {},
   "source": [
    "## Example 1 - Hello World\n",
    "\n",
    "### Design under Test (DUT)\n",
    "\n",
    "```systemverilog\n",
    "// design_under_test.sv\n",
    "module design_module_name ();               // Design under test\n",
    "  initial $display();                       // Display empty line\n",
    "  initial $display(\"Hello from design!\");   // Display message\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Design Unit Test (DUT) Testbench\n",
    "\n",
    "```systemverilog\n",
    "// design_under_test_testbench.sv\n",
    "module test_bench_module;  // Testbench module\n",
    "  design_module_name DESIGN_INSTANCE_NAME();  // Instantiate design under test\n",
    "\n",
    "  initial begin\n",
    "    // Dump waves\n",
    "    $dumpfile(\"test_bench_module.vcd\");       // Specify the VCD file\n",
    "    $dumpvars(0, test_bench_module);          // Dump all variables in the test module\n",
    "    #1;                                       // Wait for a time unit\n",
    "    $display(\"Hello from testbench!\");        // Display message\n",
    "    $display();                               // Display empty line\n",
    "\n",
    "  end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6cad23b0",
   "metadata": {},
   "source": [
    "### Running the Testbench\n",
    "\n",
    "To run the testbench, a Verilator envinronment is set up inside a Docker container.\n",
    "\n",
    "The following python script can be used to run the testbench."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "e2fcc8ac",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vtest_bench_module.cpp\n",
      "Vtest_bench_module___024root__DepSet_h8ce72585__0.cpp\n",
      "Vtest_bench_module___024root__DepSet_h7f22f951__0.cpp\n",
      "Vtest_bench_module__main.cpp Vtest_bench_module__Trace__0.cpp\n",
      "Vtest_bench_module___024root__Slow.cpp\n",
      "Vtest_bench_module___024root__DepSet_h7f22f951__0__Slow.cpp\n",
      "Vtest_bench_module__Syms.cpp Vtest_bench_module__Trace__0__Slow.cpp\n",
      "Vtest_bench_module__TraceDecls__0__Slow.cpp > Vtest_bench_module__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vtest_bench_module__ALL.o Vtest_bench_module__ALL.cpp\n",
      "echo \"\" > Vtest_bench_module__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vtest_bench_module__ALL.a    -pthread -lpthread -latomic   -o Vtest_bench_module\n",
      "rm Vtest_bench_module__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.035 MB sources in 3 modules, into 0.029 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 39.572 s (elab=0.000, cvt=0.042, bld=39.338); cpu 0.028 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Hello from design!\n",
      "Hello from testbench!\n",
      "\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: end at 1ps; walltime 0.004 s; speed 759.129 ps/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing obj_dir directory...\n",
      "obj_dir removed successfully.\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import subprocess\n",
    "import textwrap\n",
    "import shutil\n",
    "\n",
    "target_dir = 'Chapter_2_examples/example_1/'\n",
    "obj_dir = 'obj_dir'\n",
    "original_path = os.getcwd()\n",
    "\n",
    "if os.path.isdir(target_dir):\n",
    "    os.chdir(target_dir)\n",
    "    \n",
    "    print(\"Docker Compose Output:\")\n",
    "    print(\"=\" * 80)\n",
    "    \n",
    "    process = subprocess.Popen(\n",
    "        ['docker-compose', 'run', '--rm', 'verilator'],\n",
    "        stdout=subprocess.PIPE,\n",
    "        stderr=subprocess.STDOUT,\n",
    "        universal_newlines=True,\n",
    "        bufsize=1)\n",
    "    \n",
    "    for line in process.stdout:\n",
    "        clean_line = line.rstrip()\n",
    "        if len(clean_line) > 80:  # Wrap lines longer than 80 characters\n",
    "            wrapped_lines = textwrap.fill(clean_line, width=80)\n",
    "            print(wrapped_lines)\n",
    "        else:\n",
    "            print(clean_line)\n",
    "    \n",
    "    process.wait()\n",
    "    print(\"=\" * 80)\n",
    "    print(f\"Process finished with return code: {process.returncode}\")\n",
    "    \n",
    "    # Cleanup: Remove obj_dir if it exists\n",
    "    if os.path.isdir(obj_dir):\n",
    "        print(f\"Removing {obj_dir} directory...\")\n",
    "        shutil.rmtree(obj_dir)\n",
    "        print(f\"{obj_dir} removed successfully.\")\n",
    "    else:\n",
    "        print(f\"{obj_dir} directory not found, skipping cleanup.\")\n",
    "    \n",
    "    os.chdir(original_path)\n",
    "else:\n",
    "    print(f\"Directory not found: {target_dir}\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "695a0e40",
   "metadata": {},
   "source": [
    "## Example 2 - Four State Simple\n",
    "\n",
    "### Design under Test (DUT)\n",
    "\n",
    "```systemverilog\n",
    "// four_state_simple.sv\n",
    "module four_state_simple();\n",
    "  \n",
    "  // Four-state data types - can store 0, 1, X, Z\n",
    "  logic [3:0] signal_a;\n",
    "  logic [3:0] signal_b;\n",
    "  logic [3:0] result;\n",
    "  \n",
    "  initial begin\n",
    "    $display(\"\\n=== Four-State Data Types with Logic Operations (Verilator) ===\\n\");\n",
    "    \n",
    "    // Test 1: Normal binary values with AND operation\n",
    "    $display(\"1. Normal Binary Values (AND operation):\");\n",
    "    signal_a = 4'b1010;             // 10 in decimal\n",
    "    signal_b = 4'b0110;             // 6 in decimal\n",
    "    #1;                             // Wait for assignments to complete\n",
    "    result = signal_a & signal_b;   // AND operation\n",
    "    #1;                             // Wait for result calculation\n",
    "    $display(\"   signal_a = %b\", signal_a);\n",
    "    $display(\"   signal_b = %b\", signal_b);\n",
    "    $display(\"   result   = %b (a & b)\", result);\n",
    "    $display(\"   Expected: 1010 & 0110 = 0010\");\n",
    "    $display(\"   Correct?  %s\", (result == 4'b0010) ? \"YES\" : \"NO\");\n",
    "    \n",
    "    #10;\n",
    "    \n",
    "    // Test 2: Unknown (X) values with OR operation\n",
    "    $display(\"\\n2. Unknown (X) Values (OR operation):\");\n",
    "    signal_a = 4'bXXXX;             // All unknown\n",
    "    signal_b = 4'bX010;             // Mixed unknown and known\n",
    "    #1;                             // Wait for assignments\n",
    "    result = signal_a | signal_b;   // OR operation\n",
    "    #1;                             // Wait for result\n",
    "    $display(\"   signal_a = %b (Verilator converted XXXX)\", signal_a);\n",
    "    $display(\"   signal_b = %b (Verilator converted X010)\", signal_b);\n",
    "    $display(\"   result   = %b (a | b)\", result);\n",
    "    $display(\"   Note: Verilator converts X to deterministic 0/1 values\");\n",
    "    \n",
    "    #10;\n",
    "    \n",
    "    // Test 3: High-impedance (Z) values with XOR operation\n",
    "    $display(\"\\n3. High-Impedance (Z) Values (XOR operation):\");\n",
    "    signal_a = 4'bZZZZ;             // All tri-state\n",
    "    signal_b = 4'b1Z0Z;             // Mixed tri-state and known\n",
    "    #1;                             // Wait for assignments\n",
    "    result = signal_a ^ signal_b;   // XOR operation\n",
    "    #1;                             // Wait for result\n",
    "    $display(\"   signal_a = %b (Verilator converted ZZZZ)\", signal_a);\n",
    "    $display(\"   signal_b = %b (Verilator converted 1Z0Z)\", signal_b);\n",
    "    $display(\"   result   = %b (a ^ b)\", result);\n",
    "    $display(\"   Note: Verilator converts Z to deterministic 0/1 values\");\n",
    "    \n",
    "    #10;\n",
    "    \n",
    "    // Test 4: Mixed states with NOT operation\n",
    "    $display(\"\\n4. All Four States (NOT operation):\");\n",
    "    signal_a = 4'b01XZ;             // One of each state\n",
    "    #1;                             // Wait for assignment\n",
    "    result = ~signal_a;             // NOT operation\n",
    "    #1;                             // Wait for result\n",
    "    $display(\"   signal_a = %b (Verilator converted 01XZ)\", signal_a);\n",
    "    $display(\"   result   = %b (~a)\", result);\n",
    "    $display(\"   Manual check: ~%b%b%b%b = %b%b%b%b\", \n",
    "             signal_a[3], signal_a[2], signal_a[1], signal_a[0],\n",
    "             result[3], result[2], result[1], result[0]);\n",
    "    \n",
    "    #10;\n",
    "    \n",
    "    // Test 5: Show what Verilator actually does with assignments\n",
    "    $display(\"\\n5. Verilator's X/Z Conversion Demonstration:\");\n",
    "    \n",
    "    // Multiple assignments of same X/Z pattern\n",
    "    signal_a = 4'bXXXX;\n",
    "    #1;\n",
    "    $display(\"   4'bXXXX → %b (assignment 1)\", signal_a);\n",
    "    \n",
    "    signal_a = 4'bXXXX;\n",
    "    #1;\n",
    "    $display(\"   4'bXXXX → %b (assignment 2 - same pattern)\", signal_a);\n",
    "    \n",
    "    signal_a = 4'bZZZZ;\n",
    "    #1;\n",
    "    $display(\"   4'bZZZZ → %b (Z assignment)\", signal_a);\n",
    "    \n",
    "    signal_a = 4'b01XZ;\n",
    "    #1;\n",
    "    $display(\"   4'b01XZ → %b (mixed assignment)\", signal_a);\n",
    "    \n",
    "    #10;\n",
    "    \n",
    "    $display(\"\\n=== Demo Complete ===\");\n",
    "    $display(\"SUMMARY for Verilator (2-state simulator):\");\n",
    "    $display(\"- X and Z are converted to deterministic 0/1 values\");\n",
    "    $display(\"- Same X/Z pattern always converts to same 0/1 pattern\");\n",
    "    $display(\"- Logic operations work on the converted 0/1 values\");\n",
    "    $display(\"- Case equality (===) compares the converted values\");\n",
    "    $display(\"\\nFor true 4-state simulation, use:\");\n",
    "    $display(\"- Icarus Verilog: iverilog + vvp\");\n",
    "    $display(\"- ModelSim/QuestaSim\");\n",
    "    $display(\"- Synopsys VCS\");\n",
    "  end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Design Unit Test (DUT) Testbench\n",
    "\n",
    "```systemverilog\n",
    "module four_state_simple_testbench;\n",
    "  \n",
    "  // Instantiate the design\n",
    "  four_state_simple DUT();\n",
    "  \n",
    "  initial begin\n",
    "    // Setup waveform dumping\n",
    "    $dumpfile(\"four_state_simple.vcd\");\n",
    "    $dumpvars(0, four_state_simple_testbench);\n",
    "    \n",
    "    // Wait for design to complete\n",
    "    #60;\n",
    "    \n",
    "    $display(\"\\nTestbench finished - check waveforms!\");\n",
    "    $display();\n",
    "    $finish;\n",
    "  end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "77ba8872",
   "metadata": {},
   "source": [
    "### Running the Testbench\n",
    "\n",
    "To run the testbench, a Verilator envinronment is set up inside a Docker container.\n",
    "\n",
    "The following python script can be used to run the testbench."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "35ed7911",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vfour_state_simple_testbench.cpp\n",
      "Vfour_state_simple_testbench___024root__DepSet_hf99045df__0.cpp\n",
      "Vfour_state_simple_testbench___024root__DepSet_h48076a0c__0.cpp\n",
      "Vfour_state_simple_testbench__main.cpp\n",
      "Vfour_state_simple_testbench__Trace__0.cpp\n",
      "Vfour_state_simple_testbench___024root__Slow.cpp\n",
      "Vfour_state_simple_testbench___024root__DepSet_hf99045df__0__Slow.cpp\n",
      "Vfour_state_simple_testbench___024root__DepSet_h48076a0c__0__Slow.cpp\n",
      "Vfour_state_simple_testbench__Syms.cpp\n",
      "Vfour_state_simple_testbench__Trace__0__Slow.cpp\n",
      "Vfour_state_simple_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vfour_state_simple_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vfour_state_simple_testbench__ALL.o Vfour_state_simple_testbench__ALL.cpp\n",
      "echo \"\" > Vfour_state_simple_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vfour_state_simple_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vfour_state_simple_testbench\n",
      "rm Vfour_state_simple_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 3 modules, into 0.054 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 29.645 s (elab=0.001, cvt=0.047, bld=29.396); cpu 0.035 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "\n",
      "=== Four-State Data Types with Logic Operations (Verilator) ===\n",
      "\n",
      "1. Normal Binary Values (AND operation):\n",
      "   signal_a = 1010\n",
      "   signal_b = 0110\n",
      "   result   = 0010 (a & b)\n",
      "   Expected: 1010 & 0110 = 0010\n",
      "   Correct?  YES\n",
      "\n",
      "2. Unknown (X) Values (OR operation):\n",
      "   signal_a = 1010 (Verilator converted XXXX)\n",
      "   signal_b = 0110 (Verilator converted X010)\n",
      "   result   = 1110 (a | b)\n",
      "   Note: Verilator converts X to deterministic 0/1 values\n",
      "\n",
      "3. High-Impedance (Z) Values (XOR operation):\n",
      "   signal_a = 1010 (Verilator converted ZZZZ)\n",
      "   signal_b = 1110 (Verilator converted 1Z0Z)\n",
      "   result   = 0100 (a ^ b)\n",
      "   Note: Verilator converts Z to deterministic 0/1 values\n",
      "\n",
      "4. All Four States (NOT operation):\n",
      "   signal_a = 1110 (Verilator converted 01XZ)\n",
      "   result   = 0001 (~a)\n",
      "   Manual check: ~1110 = 0001\n",
      "\n",
      "5. Verilator's X/Z Conversion Demonstration:\n",
      "   4'bXXXX â†’ 1110 (assignment 1)\n",
      "   4'bXXXX â†’ 1110 (assignment 2 - same pattern)\n",
      "   4'bZZZZ â†’ 1110 (Z assignment)\n",
      "   4'b01XZ â†’ 1110 (mixed assignment)\n",
      "\n",
      "Testbench finished - check waveforms!\n",
      "\n",
      "- four_state_simple_testbench.sv:16: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 62ps; walltime 0.004 s; speed 38.343 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing obj_dir directory...\n",
      "obj_dir removed successfully.\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import subprocess\n",
    "import textwrap\n",
    "import shutil\n",
    "\n",
    "target_dir = 'Chapter_2_examples/four_two_state_example/'\n",
    "obj_dir = 'obj_dir'\n",
    "original_path = os.getcwd()\n",
    "\n",
    "if os.path.isdir(target_dir):\n",
    "    os.chdir(target_dir)\n",
    "    \n",
    "    print(\"Docker Compose Output:\")\n",
    "    print(\"=\" * 80)\n",
    "    \n",
    "    process = subprocess.Popen(\n",
    "        ['docker-compose', 'run', '--rm', 'verilator'],\n",
    "        stdout=subprocess.PIPE,\n",
    "        stderr=subprocess.STDOUT,\n",
    "        universal_newlines=True,\n",
    "        bufsize=1)\n",
    "    \n",
    "    for line in process.stdout:\n",
    "        clean_line = line.rstrip()\n",
    "        if len(clean_line) > 80:  # Wrap lines longer than 80 characters\n",
    "            wrapped_lines = textwrap.fill(clean_line, width=80)\n",
    "            print(wrapped_lines)\n",
    "        else:\n",
    "            print(clean_line)\n",
    "    \n",
    "    process.wait()\n",
    "    print(\"=\" * 80)\n",
    "    print(f\"Process finished with return code: {process.returncode}\")\n",
    "    \n",
    "    # Cleanup: Remove obj_dir if it exists\n",
    "    if os.path.isdir(obj_dir):\n",
    "        print(f\"Removing {obj_dir} directory...\")\n",
    "        shutil.rmtree(obj_dir)\n",
    "        print(f\"{obj_dir} removed successfully.\")\n",
    "    else:\n",
    "        print(f\"{obj_dir} directory not found, skipping cleanup.\")\n",
    "    \n",
    "    os.chdir(original_path)\n",
    "else:\n",
    "    print(f\"Directory not found: {target_dir}\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b6ef17da",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "This chapter covered the fundamental building blocks of SystemVerilog:\n",
    "\n",
    "- **Lexical conventions** provide the basic rules for writing SystemVerilog code\n",
    "- **Comments and identifiers** help in code documentation and naming\n",
    "- **Four-state vs. two-state** data types serve different modeling needs\n",
    "- **Integer types** offer various sizes and characteristics for different applications\n",
    "- **Real and string types** handle floating-point numbers and text data\n",
    "- **Arrays** provide both packed and unpacked storage options\n",
    "- **Structures and unions** enable creation of complex data types\n",
    "\n",
    "Understanding these concepts is crucial for writing effective SystemVerilog code, whether for synthesis, simulation, or verification purposes. The next chapter will explore operators and expressions, building upon these fundamental data types."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
