C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/rst_vip_v1_0_3
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l rst_vip_v1_0_3 -l xilinx_vip +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -sv2k12 -work rst_vip_v1_0_3 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/rst_vip_v1_0_3/.cxl.systemverilog.rst_vip_v1_0_3.rst_vip_v1_0_3.nt64.cmf
