Library ieee ;
use ieee.std_logic_1164.all ;
use ieee.STD_LOGIC_arith.all;
use ieee.STD_LOGIC_UNSIGNED.all;


entity setting is

port ( resetN : in std_logic ;
 clk : in std_logic ;
 up : in std_logic ;
 down : in std_logic ;
 dout : out integer range 0 to 255 );
end setting;

architecture behavior of setting is

 signal counter: integer:=20;
begin

 dout <= counter;
 
 process ( resetN , clk)
	 begin
		 if resetN = '0' then
			 counter <= 20;
		 elsif rising_edge(clk) then
			if up='1' then
				counter<= counter+1;
			end if;
			if down='1' then
				counter<=counter-1;
			end if;
			if counter <20 then
				counter<=20;
			end if;
		 end if;
	 end process;
end architecture;
