

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Mon Mar  1 14:00:13 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.186 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    221|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|     208|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     208|    347|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_fu_172_p2                       |     +    |      0|  0|  39|           1|          32|
    |t_fu_160_p2                       |     +    |      0|  0|  39|          32|           1|
    |totalIters_fu_149_p2              |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln476_fu_155_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln479_fu_166_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln490_fu_178_p2              |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln490_fu_184_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 221|         172|         113|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_p_025_0_i_phi_fu_97_p4  |   9|          2|   56|        112|
    |ap_phi_mux_p_Val2_s_phi_fu_130_p4  |  15|          3|   64|        192|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |numReps_blk_n                      |   9|          2|    1|          2|
    |o_0_i_reg_105                      |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n                |   9|          2|    1|          2|
    |p_025_0_i_reg_93                   |   9|          2|   56|        112|
    |t_0_i_reg_116                      |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 126|         27|  247|        560|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |icmp_ln476_reg_217                |   1|   0|    1|          0|
    |icmp_ln476_reg_217_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln479_reg_226                |   1|   0|    1|          0|
    |o_0_i_reg_105                     |  32|   0|   32|          0|
    |p_025_0_i_reg_93                  |  56|   0|   56|          0|
    |t_0_i_reg_116                     |  32|   0|   32|          0|
    |totalIters_reg_212                |  22|   0|   32|         10|
    |trunc_ln_reg_240                  |  56|   0|   56|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|   0|  218|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_start         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_done          | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_idle          | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_ready         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|in_V_V_dout      |  in |   64|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_TDATA    | out |    8|    axis    |        out_V_V       |    pointer   |
|out_V_V_TVALID   | out |    1|    axis    |        out_V_V       |    pointer   |
|out_V_V_TREADY   |  in |    1|    axis    |        out_V_V       |    pointer   |
|numReps_dout     |  in |   32|   ap_fifo  |        numReps       |    pointer   |
|numReps_empty_n  |  in |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_read     | out |    1|   ap_fifo  |        numReps       |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

