--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.805ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_1 (SLICE_X12Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.166ns (1.652 - 1.818)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X12Y45.SR      net (fanout=124)      2.680   reset_Homade
    SLICE_X12Y45.CLK     Trck                  0.243   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.634ns logic, 2.680ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X34Y15.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.470 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y33.D2      net (fanout=1)        0.427   My_E190/XLXN_76
    SLICE_X17Y33.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X34Y15.CE      net (fanout=7)        2.264   E190
    SLICE_X34Y15.CLK     Tceck                 0.331   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (0.998ns logic, 2.691ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.470 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y33.D3      net (fanout=2)        0.326   My_E190/XLXN_74
    SLICE_X17Y33.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X34Y15.CE      net (fanout=7)        2.264   E190
    SLICE_X34Y15.CLK     Tceck                 0.331   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (0.998ns logic, 2.590ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_4 (SLICE_X16Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.643 - 1.818)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X16Y46.SR      net (fanout=124)      2.712   reset_Homade
    SLICE_X16Y46.CLK     Trck                  0.195   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.586ns logic, 2.712ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X11Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X11Y37.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X14Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.BQ      Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X14Y34.B5      net (fanout=2)        0.063   Inst_debounce4/delay2<1>
    SLICE_X14Y34.CLK     Tah         (-Th)    -0.131   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X14Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X14Y34.C5      net (fanout=2)        0.063   Inst_debounce4/delay2<2>
    SLICE_X14Y34.CLK     Tah         (-Th)    -0.131   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_debounce4/delay1<3>/CLK
  Logical resource: Inst_debounce4/delay1_0/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_debounce4/delay1<3>/SR
  Logical resource: Inst_debounce4/delay1_0/SR
  Location pin: SLICE_X12Y45.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 801666291 paths analyzed, 5267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.520ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_2 (SLICE_X24Y43.C2), 17559 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.345 - 0.364)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.408   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X10Y47.A2      net (fanout=9)        0.799   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X10Y47.A       Tilo                  0.203   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X14Y46.B1      net (fanout=4)        0.904   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X14Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X23Y42.C6      net (fanout=2)        0.959   my_Master/HCU_Master/retbus<2>
    SLICE_X23Y42.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X18Y43.B4      net (fanout=1)        0.700   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X18Y43.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr<2>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X18Y43.D1      net (fanout=2)        0.488   N800
    SLICE_X18Y43.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr<2>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y43.C2      net (fanout=4)        0.899   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y43.CLK     Tas                   0.320   my_Master/HCU_Master/PC_adr_2_1
                                                       my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_rt_pack_1
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (2.022ns logic, 4.749ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.727ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.345 - 0.364)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DQ      Tcko                  0.408   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X11Y46.A2      net (fanout=9)        0.670   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X11Y46.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X14Y46.B3      net (fanout=4)        0.933   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X14Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X23Y42.C6      net (fanout=2)        0.959   my_Master/HCU_Master/retbus<2>
    SLICE_X23Y42.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X18Y43.B4      net (fanout=1)        0.700   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X18Y43.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr<2>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X18Y43.D1      net (fanout=2)        0.488   N800
    SLICE_X18Y43.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr<2>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y43.C2      net (fanout=4)        0.899   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y43.CLK     Tas                   0.320   my_Master/HCU_Master/PC_adr_2_1
                                                       my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_rt_pack_1
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (2.078ns logic, 4.649ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.345 - 0.364)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DQ      Tcko                  0.408   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X11Y46.A2      net (fanout=9)        0.670   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X11Y46.AMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X14Y46.B2      net (fanout=4)        0.845   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X14Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X23Y42.C6      net (fanout=2)        0.959   my_Master/HCU_Master/retbus<2>
    SLICE_X23Y42.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X18Y43.B4      net (fanout=1)        0.700   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X18Y43.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr<2>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X18Y43.D1      net (fanout=2)        0.488   N800
    SLICE_X18Y43.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr<2>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y43.C2      net (fanout=4)        0.899   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y43.CLK     Tas                   0.320   my_Master/HCU_Master/PC_adr_2_1
                                                       my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>_rt_pack_1
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.132ns logic, 4.561ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (SLICE_X22Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_1_1 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.333 - 0.363)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_1_1 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.AQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode_1_2
                                                       my_Master/HCU_Master/Ipcode_1_1
    SLICE_X3Y20.A3       net (fanout=2)        1.902   my_Master/HCU_Master/Ipcode_1_1
    SLICE_X3Y20.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<18>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>_SW0
    SLICE_X17Y21.A6      net (fanout=1)        0.934   N24
    SLICE_X17Y21.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>
    SLICE_X17Y21.B6      net (fanout=69)       0.146   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X17Y21.B       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X22Y7.CE       net (fanout=6)        2.234   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X22Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (1.472ns logic, 5.216ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_3_1 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.333 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_3_1 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/HCU_Master/Ipcode_3_1
    SLICE_X3Y20.A6       net (fanout=2)        1.514   my_Master/HCU_Master/Ipcode_3_1
    SLICE_X3Y20.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<18>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>_SW0
    SLICE_X17Y21.A6      net (fanout=1)        0.934   N24
    SLICE_X17Y21.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>
    SLICE_X17Y21.B6      net (fanout=69)       0.146   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X17Y21.B       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X22Y7.CE       net (fanout=6)        2.234   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X22Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (1.528ns logic, 4.828ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.420 - 0.459)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.AQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<10>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X22Y30.A3      net (fanout=6)        0.761   my_Master/HCU_Master/Ipcode<8>
    SLICE_X22Y30.A       Tilo                  0.203   my_Master/Nbusst<28>LogicTrst
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_918_o_equal_3_o<10>111
    SLICE_X17Y21.A4      net (fanout=5)        1.464   my_Master/N142
    SLICE_X17Y21.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>
    SLICE_X17Y21.B6      net (fanout=69)       0.146   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X17Y21.B       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X22Y7.CE       net (fanout=6)        2.234   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X22Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.433ns logic, 4.605ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (SLICE_X22Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_1_1 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.333 - 0.363)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_1_1 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.AQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode_1_2
                                                       my_Master/HCU_Master/Ipcode_1_1
    SLICE_X3Y20.A3       net (fanout=2)        1.902   my_Master/HCU_Master/Ipcode_1_1
    SLICE_X3Y20.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<18>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>_SW0
    SLICE_X17Y21.A6      net (fanout=1)        0.934   N24
    SLICE_X17Y21.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>
    SLICE_X17Y21.B6      net (fanout=69)       0.146   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X17Y21.B       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X22Y7.CE       net (fanout=6)        2.234   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X22Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (1.472ns logic, 5.216ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_3_1 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.333 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_3_1 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/HCU_Master/Ipcode_3_1
    SLICE_X3Y20.A6       net (fanout=2)        1.514   my_Master/HCU_Master/Ipcode_3_1
    SLICE_X3Y20.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<18>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>_SW0
    SLICE_X17Y21.A6      net (fanout=1)        0.934   N24
    SLICE_X17Y21.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>
    SLICE_X17Y21.B6      net (fanout=69)       0.146   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X17Y21.B       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X22Y7.CE       net (fanout=6)        2.234   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X22Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (1.528ns logic, 4.828ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.420 - 0.459)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.AQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<10>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X22Y30.A3      net (fanout=6)        0.761   my_Master/HCU_Master/Ipcode<8>
    SLICE_X22Y30.A       Tilo                  0.203   my_Master/Nbusst<28>LogicTrst
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_918_o_equal_3_o<10>111
    SLICE_X17Y21.A4      net (fanout=5)        1.464   my_Master/N142
    SLICE_X17Y21.A       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>
    SLICE_X17Y21.B6      net (fanout=69)       0.146   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X17Y21.B       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X22Y7.CE       net (fanout=6)        2.234   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X22Y7.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<11>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.433ns logic, 4.605ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X14Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.961 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CMUX    Tshcko                0.266   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_2
    SLICE_X14Y33.A5      net (fanout=1)        0.169   Inst_debounce4/delay3<2>
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.463ns logic, 0.169ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X14Y33.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.961 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.CQ      Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X14Y33.A4      net (fanout=2)        0.208   Inst_debounce4/delay2<2>
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.431ns logic, 0.208ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X14Y32.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.962 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AMUX    Tshcko                0.266   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_0
    SLICE_X14Y32.A4      net (fanout=1)        0.223   Inst_debounce4/delay3<0>
    SLICE_X14Y32.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.463ns logic, 0.223ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<23>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM4_RAMA/CLK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<23>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM4_RAMA_D1/CLK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      7.260ns|            0|            0|            0|    801666766|
| TS_clk_gen_clk0               |     10.000ns|      3.805ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     14.520ns|          N/A|            0|            0|    801666291|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   14.649|    6.975|    6.903|    5.731|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 801666766 paths, 0 nets, and 13694 connections

Design statistics:
   Minimum period:  14.520ns{1}   (Maximum frequency:  68.871MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  2 08:53:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



