$date
	Sat Oct 22 22:06:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#498897
b1 !
1"
#498898
b1 &
b1 %
1$
#498899
0"
#498902
1#
#498906
b0 &
b0 %
0#
0$
#1441970
b10111 &
b10111 %
1$
b10111 !
1"
#1441971
0"
#1441974
b1000110 &
b1000110 %
#1441978
b100011 &
b100011 %
#1441982
b1101010 &
b1101010 %
#1441986
b110101 &
b110101 %
#1441990
b10100000 &
b10100000 %
#1441994
b1010000 &
b1010000 %
#1441998
b101000 &
b101000 %
#1442002
b10100 &
b10100 %
#1442006
b1010 &
b1010 %
#1442010
b101 &
b101 %
#1442014
b10000 &
b10000 %
#1442018
b1000 &
b1000 %
#1442022
b100 &
b100 %
#1442026
b10 &
b10 %
#1442030
b1 &
1#
b1 %
#1442034
b0 &
b0 %
0#
0$
#2434266
b10 &
b10 %
1$
b10 !
1"
#2434267
0"
#2434270
b1 &
1#
b1 %
#2434274
b0 &
b0 %
0#
0$
#4500012
