#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5587d47b0c20 .scope module, "twos" "twos" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "in";
    .port_info 1 /OUTPUT 10 "out";
L_0x5587d4805a80 .functor BUFZ 1, L_0x5587d47f1e00, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9ff48 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5587d47f0fa0_0 .net/2u *"_ivl_22", 9 0, L_0x7f5262c9ff48;  1 drivers
v0x5587d47f1080_0 .net *"_ivl_29", 0 0, L_0x5587d4805a80;  1 drivers
o0x7f5262cea8f8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5587d47f1160_0 .net "in", 9 0, o0x7f5262cea8f8;  0 drivers
RS_0x7f5262cea928 .resolv tri, L_0x5587d48059e0, L_0x5587d4805c00;
v0x5587d47f1220_0 .net8 "out", 9 0, RS_0x7f5262cea928;  2 drivers
v0x5587d47f1300_0 .net "s", 9 0, L_0x5587d47f5930;  1 drivers
v0x5587d47f1430_0 .net "w1", 0 0, v0x5587d47e6850_0;  1 drivers
v0x5587d47f1520_0 .net "w2", 0 0, v0x5587d47e7c30_0;  1 drivers
v0x5587d47f1610_0 .net "w3", 0 0, v0x5587d47e8fe0_0;  1 drivers
v0x5587d47f1700_0 .net "w4", 0 0, v0x5587d47ea420_0;  1 drivers
v0x5587d47f1830_0 .net "w5", 0 0, v0x5587d47eb880_0;  1 drivers
v0x5587d47f1920_0 .net "w6", 0 0, v0x5587d47eccc0_0;  1 drivers
v0x5587d47f1a10_0 .net "w7", 0 0, v0x5587d47ee100_0;  1 drivers
v0x5587d47f1b00_0 .net "w8", 0 0, v0x5587d47ef540_0;  1 drivers
v0x5587d47f1bf0_0 .net "w9", 0 0, v0x5587d47f09c0_0;  1 drivers
v0x5587d47f1ce0_0 .net "wbit", 0 0, L_0x5587d47f1e00;  1 drivers
L_0x5587d47f1e00 .part o0x7f5262cea8f8, 9, 1;
L_0x5587d47f2330 .part o0x7f5262cea8f8, 8, 1;
L_0x5587d47f29a0 .part o0x7f5262cea8f8, 7, 1;
L_0x5587d47f30f0 .part o0x7f5262cea8f8, 6, 1;
L_0x5587d47f3710 .part o0x7f5262cea8f8, 5, 1;
L_0x5587d47f3d50 .part o0x7f5262cea8f8, 4, 1;
L_0x5587d47f45b0 .part o0x7f5262cea8f8, 3, 1;
L_0x5587d47f4bf0 .part o0x7f5262cea8f8, 2, 1;
L_0x5587d47f51f0 .part o0x7f5262cea8f8, 1, 1;
L_0x5587d47f5830 .part o0x7f5262cea8f8, 0, 1;
LS_0x5587d47f5930_0_0 .concat [ 1 1 1 1], v0x5587d47e6850_0, v0x5587d47e7c30_0, v0x5587d47e8fe0_0, v0x5587d47ea420_0;
LS_0x5587d47f5930_0_4 .concat [ 1 1 1 1], v0x5587d47eb880_0, v0x5587d47eccc0_0, v0x5587d47ee100_0, v0x5587d47ef540_0;
LS_0x5587d47f5930_0_8 .concat [ 1 1 0 0], v0x5587d47f09c0_0, L_0x5587d47f1e00;
L_0x5587d47f5930 .concat [ 4 4 2 0], LS_0x5587d47f5930_0_0, LS_0x5587d47f5930_0_4, LS_0x5587d47f5930_0_8;
L_0x5587d48059e0 .arith/sum 10, L_0x5587d47f5930, L_0x7f5262c9ff48;
L_0x5587d4805c00 .part/pv L_0x5587d4805a80, 9, 1, 10;
S_0x5587d47cf1e0 .scope module, "not1" "fpga_not" 2 15, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47e6c90_0 .net "A1", 0 0, L_0x5587d47f5830;  1 drivers
v0x5587d47e6da0_0 .net "out", 0 0, v0x5587d47e6850_0;  alias, 1 drivers
S_0x5587d47b3880 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47cf1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f5290 .functor OR 1, L_0x5587d47f5830, L_0x5587d47f5830, C4<0>, C4<0>;
L_0x7f5262c9feb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9ff00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f5390 .functor AND 1, L_0x7f5262c9feb8, L_0x7f5262c9ff00, C4<1>, C4<1>;
L_0x5587d47f5460 .functor BUFZ 1, L_0x5587d47f5390, C4<0>, C4<0>, C4<0>;
L_0x5587d47f5620 .functor BUFZ 1, L_0x5587d47f5290, C4<0>, C4<0>, C4<0>;
v0x5587d47a9e80_0 .net "A0", 0 0, L_0x7f5262c9feb8;  1 drivers
v0x5587d47ac180_0 .net "A1", 0 0, L_0x5587d47f5830;  alias, 1 drivers
v0x5587d47e6220_0 .net "B0", 0 0, L_0x7f5262c9ff00;  1 drivers
v0x5587d47e62c0_0 .net "B1", 0 0, L_0x5587d47f5830;  alias, 1 drivers
v0x5587d47e6360_0 .net *"_ivl_12", 0 0, L_0x5587d47f5620;  1 drivers
v0x5587d47e6470_0 .net *"_ivl_7", 0 0, L_0x5587d47f5460;  1 drivers
L_0x7f5262c9fd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47e6550_0 .net "d0", 0 0, L_0x7f5262c9fd98;  1 drivers
L_0x7f5262c9fde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47e6610_0 .net "d1", 0 0, L_0x7f5262c9fde0;  1 drivers
L_0x7f5262c9fe28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47e66d0_0 .net "d2", 0 0, L_0x7f5262c9fe28;  1 drivers
L_0x7f5262c9fe70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47e6790_0 .net "d3", 0 0, L_0x7f5262c9fe70;  1 drivers
v0x5587d47e6850_0 .var "out", 0 0;
v0x5587d47e6910_0 .net "s0", 0 0, L_0x5587d47f5390;  1 drivers
v0x5587d47e69d0_0 .net "s1", 0 0, L_0x5587d47f5290;  1 drivers
v0x5587d47e6a90_0 .net "sel", 1 0, L_0x5587d47f5500;  1 drivers
E_0x5587d47919b0 .event edge, v0x5587d47e6a90_0;
L_0x5587d47f5500 .concat8 [ 1 1 0 0], L_0x5587d47f5620, L_0x5587d47f5460;
S_0x5587d47e6e80 .scope module, "not2" "fpga_not" 2 14, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47e8070_0 .net "A1", 0 0, L_0x5587d47f51f0;  1 drivers
v0x5587d47e8130_0 .net "out", 0 0, v0x5587d47e7c30_0;  alias, 1 drivers
S_0x5587d47e7060 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47e6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f4ce0 .functor OR 1, L_0x5587d47f51f0, L_0x5587d47f51f0, C4<0>, C4<0>;
L_0x7f5262c9fd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9fd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f4d50 .functor AND 1, L_0x7f5262c9fd08, L_0x7f5262c9fd50, C4<1>, C4<1>;
L_0x5587d47f4e20 .functor BUFZ 1, L_0x5587d47f4d50, C4<0>, C4<0>, C4<0>;
L_0x5587d47f4fe0 .functor BUFZ 1, L_0x5587d47f4ce0, C4<0>, C4<0>, C4<0>;
v0x5587d47e73d0_0 .net "A0", 0 0, L_0x7f5262c9fd08;  1 drivers
v0x5587d47e74b0_0 .net "A1", 0 0, L_0x5587d47f51f0;  alias, 1 drivers
v0x5587d47e7570_0 .net "B0", 0 0, L_0x7f5262c9fd50;  1 drivers
v0x5587d47e7610_0 .net "B1", 0 0, L_0x5587d47f51f0;  alias, 1 drivers
v0x5587d47e76b0_0 .net *"_ivl_12", 0 0, L_0x5587d47f4fe0;  1 drivers
v0x5587d47e77c0_0 .net *"_ivl_7", 0 0, L_0x5587d47f4e20;  1 drivers
L_0x7f5262c9fbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47e78a0_0 .net "d0", 0 0, L_0x7f5262c9fbe8;  1 drivers
L_0x7f5262c9fc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47e7960_0 .net "d1", 0 0, L_0x7f5262c9fc30;  1 drivers
L_0x7f5262c9fc78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47e7a20_0 .net "d2", 0 0, L_0x7f5262c9fc78;  1 drivers
L_0x7f5262c9fcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47e7b70_0 .net "d3", 0 0, L_0x7f5262c9fcc0;  1 drivers
v0x5587d47e7c30_0 .var "out", 0 0;
v0x5587d47e7cf0_0 .net "s0", 0 0, L_0x5587d47f4d50;  1 drivers
v0x5587d47e7db0_0 .net "s1", 0 0, L_0x5587d47f4ce0;  1 drivers
v0x5587d47e7e70_0 .net "sel", 1 0, L_0x5587d47f4ec0;  1 drivers
E_0x5587d47cfab0 .event edge, v0x5587d47e7e70_0;
L_0x5587d47f4ec0 .concat8 [ 1 1 0 0], L_0x5587d47f4fe0, L_0x5587d47f4e20;
S_0x5587d47e8210 .scope module, "not3" "fpga_not" 2 13, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47e9420_0 .net "A1", 0 0, L_0x5587d47f4bf0;  1 drivers
v0x5587d47e94e0_0 .net "out", 0 0, v0x5587d47e8fe0_0;  alias, 1 drivers
S_0x5587d47e83f0 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47e8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f4650 .functor OR 1, L_0x5587d47f4bf0, L_0x5587d47f4bf0, C4<0>, C4<0>;
L_0x7f5262c9fb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9fba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f4750 .functor AND 1, L_0x7f5262c9fb58, L_0x7f5262c9fba0, C4<1>, C4<1>;
L_0x5587d47f4820 .functor BUFZ 1, L_0x5587d47f4750, C4<0>, C4<0>, C4<0>;
L_0x5587d47f49e0 .functor BUFZ 1, L_0x5587d47f4650, C4<0>, C4<0>, C4<0>;
v0x5587d47e8780_0 .net "A0", 0 0, L_0x7f5262c9fb58;  1 drivers
v0x5587d47e8860_0 .net "A1", 0 0, L_0x5587d47f4bf0;  alias, 1 drivers
v0x5587d47e8920_0 .net "B0", 0 0, L_0x7f5262c9fba0;  1 drivers
v0x5587d47e89c0_0 .net "B1", 0 0, L_0x5587d47f4bf0;  alias, 1 drivers
v0x5587d47e8a60_0 .net *"_ivl_12", 0 0, L_0x5587d47f49e0;  1 drivers
v0x5587d47e8b70_0 .net *"_ivl_7", 0 0, L_0x5587d47f4820;  1 drivers
L_0x7f5262c9fa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47e8c50_0 .net "d0", 0 0, L_0x7f5262c9fa38;  1 drivers
L_0x7f5262c9fa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47e8d10_0 .net "d1", 0 0, L_0x7f5262c9fa80;  1 drivers
L_0x7f5262c9fac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47e8dd0_0 .net "d2", 0 0, L_0x7f5262c9fac8;  1 drivers
L_0x7f5262c9fb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47e8f20_0 .net "d3", 0 0, L_0x7f5262c9fb10;  1 drivers
v0x5587d47e8fe0_0 .var "out", 0 0;
v0x5587d47e90a0_0 .net "s0", 0 0, L_0x5587d47f4750;  1 drivers
v0x5587d47e9160_0 .net "s1", 0 0, L_0x5587d47f4650;  1 drivers
v0x5587d47e9220_0 .net "sel", 1 0, L_0x5587d47f48c0;  1 drivers
E_0x5587d47e8700 .event edge, v0x5587d47e9220_0;
L_0x5587d47f48c0 .concat8 [ 1 1 0 0], L_0x5587d47f49e0, L_0x5587d47f4820;
S_0x5587d47e95c0 .scope module, "not4" "fpga_not" 2 12, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47ea860_0 .net "A1", 0 0, L_0x5587d47f45b0;  1 drivers
v0x5587d47ea920_0 .net "out", 0 0, v0x5587d47ea420_0;  alias, 1 drivers
S_0x5587d47e97e0 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47e95c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f3e30 .functor OR 1, L_0x5587d47f45b0, L_0x5587d47f45b0, C4<0>, C4<0>;
L_0x7f5262c9f9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9f9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f3f30 .functor AND 1, L_0x7f5262c9f9a8, L_0x7f5262c9f9f0, C4<1>, C4<1>;
L_0x5587d47f3fd0 .functor BUFZ 1, L_0x5587d47f3f30, C4<0>, C4<0>, C4<0>;
L_0x5587d47f4190 .functor BUFZ 1, L_0x5587d47f3e30, C4<0>, C4<0>, C4<0>;
v0x5587d47e9b90_0 .net "A0", 0 0, L_0x7f5262c9f9a8;  1 drivers
v0x5587d47e9c70_0 .net "A1", 0 0, L_0x5587d47f45b0;  alias, 1 drivers
v0x5587d47e9d30_0 .net "B0", 0 0, L_0x7f5262c9f9f0;  1 drivers
v0x5587d47e9dd0_0 .net "B1", 0 0, L_0x5587d47f45b0;  alias, 1 drivers
v0x5587d47e9ea0_0 .net *"_ivl_12", 0 0, L_0x5587d47f4190;  1 drivers
v0x5587d47e9fb0_0 .net *"_ivl_7", 0 0, L_0x5587d47f3fd0;  1 drivers
L_0x7f5262c9f888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47ea090_0 .net "d0", 0 0, L_0x7f5262c9f888;  1 drivers
L_0x7f5262c9f8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ea150_0 .net "d1", 0 0, L_0x7f5262c9f8d0;  1 drivers
L_0x7f5262c9f918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47ea210_0 .net "d2", 0 0, L_0x7f5262c9f918;  1 drivers
L_0x7f5262c9f960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ea360_0 .net "d3", 0 0, L_0x7f5262c9f960;  1 drivers
v0x5587d47ea420_0 .var "out", 0 0;
v0x5587d47ea4e0_0 .net "s0", 0 0, L_0x5587d47f3f30;  1 drivers
v0x5587d47ea5a0_0 .net "s1", 0 0, L_0x5587d47f3e30;  1 drivers
v0x5587d47ea660_0 .net "sel", 1 0, L_0x5587d47f4070;  1 drivers
E_0x5587d47e9b10 .event edge, v0x5587d47ea660_0;
L_0x5587d47f4070 .concat8 [ 1 1 0 0], L_0x5587d47f4190, L_0x5587d47f3fd0;
S_0x5587d47eaa00 .scope module, "not5" "fpga_not" 2 11, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47ebcc0_0 .net "A1", 0 0, L_0x5587d47f3d50;  1 drivers
v0x5587d47ebd80_0 .net "out", 0 0, v0x5587d47eb880_0;  alias, 1 drivers
S_0x5587d47eac70 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47eaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f37b0 .functor OR 1, L_0x5587d47f3d50, L_0x5587d47f3d50, C4<0>, C4<0>;
L_0x7f5262c9f7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9f840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f38b0 .functor AND 1, L_0x7f5262c9f7f8, L_0x7f5262c9f840, C4<1>, C4<1>;
L_0x5587d47f3980 .functor BUFZ 1, L_0x5587d47f38b0, C4<0>, C4<0>, C4<0>;
L_0x5587d47f3b40 .functor BUFZ 1, L_0x5587d47f37b0, C4<0>, C4<0>, C4<0>;
v0x5587d47eb020_0 .net "A0", 0 0, L_0x7f5262c9f7f8;  1 drivers
v0x5587d47eb100_0 .net "A1", 0 0, L_0x5587d47f3d50;  alias, 1 drivers
v0x5587d47eb1c0_0 .net "B0", 0 0, L_0x7f5262c9f840;  1 drivers
v0x5587d47eb260_0 .net "B1", 0 0, L_0x5587d47f3d50;  alias, 1 drivers
v0x5587d47eb300_0 .net *"_ivl_12", 0 0, L_0x5587d47f3b40;  1 drivers
v0x5587d47eb410_0 .net *"_ivl_7", 0 0, L_0x5587d47f3980;  1 drivers
L_0x7f5262c9f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47eb4f0_0 .net "d0", 0 0, L_0x7f5262c9f6d8;  1 drivers
L_0x7f5262c9f720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47eb5b0_0 .net "d1", 0 0, L_0x7f5262c9f720;  1 drivers
L_0x7f5262c9f768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47eb670_0 .net "d2", 0 0, L_0x7f5262c9f768;  1 drivers
L_0x7f5262c9f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47eb7c0_0 .net "d3", 0 0, L_0x7f5262c9f7b0;  1 drivers
v0x5587d47eb880_0 .var "out", 0 0;
v0x5587d47eb940_0 .net "s0", 0 0, L_0x5587d47f38b0;  1 drivers
v0x5587d47eba00_0 .net "s1", 0 0, L_0x5587d47f37b0;  1 drivers
v0x5587d47ebac0_0 .net "sel", 1 0, L_0x5587d47f3a20;  1 drivers
E_0x5587d47eafa0 .event edge, v0x5587d47ebac0_0;
L_0x5587d47f3a20 .concat8 [ 1 1 0 0], L_0x5587d47f3b40, L_0x5587d47f3980;
S_0x5587d47ebe60 .scope module, "not6" "fpga_not" 2 10, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47ed100_0 .net "A1", 0 0, L_0x5587d47f3710;  1 drivers
v0x5587d47ed1c0_0 .net "out", 0 0, v0x5587d47eccc0_0;  alias, 1 drivers
S_0x5587d47ec080 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47ebe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f31c0 .functor OR 1, L_0x5587d47f3710, L_0x5587d47f3710, C4<0>, C4<0>;
L_0x7f5262c9f648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f32c0 .functor AND 1, L_0x7f5262c9f648, L_0x7f5262c9f690, C4<1>, C4<1>;
L_0x5587d47f3390 .functor BUFZ 1, L_0x5587d47f32c0, C4<0>, C4<0>, C4<0>;
L_0x5587d47f3500 .functor BUFZ 1, L_0x5587d47f31c0, C4<0>, C4<0>, C4<0>;
v0x5587d47ec430_0 .net "A0", 0 0, L_0x7f5262c9f648;  1 drivers
v0x5587d47ec510_0 .net "A1", 0 0, L_0x5587d47f3710;  alias, 1 drivers
v0x5587d47ec5d0_0 .net "B0", 0 0, L_0x7f5262c9f690;  1 drivers
v0x5587d47ec670_0 .net "B1", 0 0, L_0x5587d47f3710;  alias, 1 drivers
v0x5587d47ec740_0 .net *"_ivl_12", 0 0, L_0x5587d47f3500;  1 drivers
v0x5587d47ec850_0 .net *"_ivl_7", 0 0, L_0x5587d47f3390;  1 drivers
L_0x7f5262c9f528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47ec930_0 .net "d0", 0 0, L_0x7f5262c9f528;  1 drivers
L_0x7f5262c9f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ec9f0_0 .net "d1", 0 0, L_0x7f5262c9f570;  1 drivers
L_0x7f5262c9f5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47ecab0_0 .net "d2", 0 0, L_0x7f5262c9f5b8;  1 drivers
L_0x7f5262c9f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ecc00_0 .net "d3", 0 0, L_0x7f5262c9f600;  1 drivers
v0x5587d47eccc0_0 .var "out", 0 0;
v0x5587d47ecd80_0 .net "s0", 0 0, L_0x5587d47f32c0;  1 drivers
v0x5587d47ece40_0 .net "s1", 0 0, L_0x5587d47f31c0;  1 drivers
v0x5587d47ecf00_0 .net "sel", 1 0, L_0x5587d47f3430;  1 drivers
E_0x5587d47ec3b0 .event edge, v0x5587d47ecf00_0;
L_0x5587d47f3430 .concat8 [ 1 1 0 0], L_0x5587d47f3500, L_0x5587d47f3390;
S_0x5587d47ed2a0 .scope module, "not7" "fpga_not" 2 9, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47ee540_0 .net "A1", 0 0, L_0x5587d47f30f0;  1 drivers
v0x5587d47ee600_0 .net "out", 0 0, v0x5587d47ee100_0;  alias, 1 drivers
S_0x5587d47ed4c0 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47ed2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f2a40 .functor OR 1, L_0x5587d47f30f0, L_0x5587d47f30f0, C4<0>, C4<0>;
L_0x7f5262c9f498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f2b40 .functor AND 1, L_0x7f5262c9f498, L_0x7f5262c9f4e0, C4<1>, C4<1>;
L_0x5587d47f2c10 .functor BUFZ 1, L_0x5587d47f2b40, C4<0>, C4<0>, C4<0>;
L_0x5587d47f2dd0 .functor BUFZ 1, L_0x5587d47f2a40, C4<0>, C4<0>, C4<0>;
v0x5587d47ed870_0 .net "A0", 0 0, L_0x7f5262c9f498;  1 drivers
v0x5587d47ed950_0 .net "A1", 0 0, L_0x5587d47f30f0;  alias, 1 drivers
v0x5587d47eda10_0 .net "B0", 0 0, L_0x7f5262c9f4e0;  1 drivers
v0x5587d47edab0_0 .net "B1", 0 0, L_0x5587d47f30f0;  alias, 1 drivers
v0x5587d47edb80_0 .net *"_ivl_12", 0 0, L_0x5587d47f2dd0;  1 drivers
v0x5587d47edc90_0 .net *"_ivl_7", 0 0, L_0x5587d47f2c10;  1 drivers
L_0x7f5262c9f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47edd70_0 .net "d0", 0 0, L_0x7f5262c9f378;  1 drivers
L_0x7f5262c9f3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ede30_0 .net "d1", 0 0, L_0x7f5262c9f3c0;  1 drivers
L_0x7f5262c9f408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47edef0_0 .net "d2", 0 0, L_0x7f5262c9f408;  1 drivers
L_0x7f5262c9f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ee040_0 .net "d3", 0 0, L_0x7f5262c9f450;  1 drivers
v0x5587d47ee100_0 .var "out", 0 0;
v0x5587d47ee1c0_0 .net "s0", 0 0, L_0x5587d47f2b40;  1 drivers
v0x5587d47ee280_0 .net "s1", 0 0, L_0x5587d47f2a40;  1 drivers
v0x5587d47ee340_0 .net "sel", 1 0, L_0x5587d47f2cb0;  1 drivers
E_0x5587d47ed7f0 .event edge, v0x5587d47ee340_0;
L_0x5587d47f2cb0 .concat8 [ 1 1 0 0], L_0x5587d47f2dd0, L_0x5587d47f2c10;
S_0x5587d47ee6e0 .scope module, "not8" "fpga_not" 2 8, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47ef980_0 .net "A1", 0 0, L_0x5587d47f29a0;  1 drivers
v0x5587d47efa40_0 .net "out", 0 0, v0x5587d47ef540_0;  alias, 1 drivers
S_0x5587d47ee900 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47ee6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47f2420 .functor OR 1, L_0x5587d47f29a0, L_0x5587d47f29a0, C4<0>, C4<0>;
L_0x7f5262c9f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f2520 .functor AND 1, L_0x7f5262c9f2e8, L_0x7f5262c9f330, C4<1>, C4<1>;
L_0x5587d47f2590 .functor BUFZ 1, L_0x5587d47f2520, C4<0>, C4<0>, C4<0>;
L_0x5587d47f2750 .functor BUFZ 1, L_0x5587d47f2420, C4<0>, C4<0>, C4<0>;
v0x5587d47eecb0_0 .net "A0", 0 0, L_0x7f5262c9f2e8;  1 drivers
v0x5587d47eed90_0 .net "A1", 0 0, L_0x5587d47f29a0;  alias, 1 drivers
v0x5587d47eee50_0 .net "B0", 0 0, L_0x7f5262c9f330;  1 drivers
v0x5587d47eeef0_0 .net "B1", 0 0, L_0x5587d47f29a0;  alias, 1 drivers
v0x5587d47eefc0_0 .net *"_ivl_12", 0 0, L_0x5587d47f2750;  1 drivers
v0x5587d47ef0d0_0 .net *"_ivl_7", 0 0, L_0x5587d47f2590;  1 drivers
L_0x7f5262c9f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47ef1b0_0 .net "d0", 0 0, L_0x7f5262c9f1c8;  1 drivers
L_0x7f5262c9f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ef270_0 .net "d1", 0 0, L_0x7f5262c9f210;  1 drivers
L_0x7f5262c9f258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47ef330_0 .net "d2", 0 0, L_0x7f5262c9f258;  1 drivers
L_0x7f5262c9f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47ef480_0 .net "d3", 0 0, L_0x7f5262c9f2a0;  1 drivers
v0x5587d47ef540_0 .var "out", 0 0;
v0x5587d47ef600_0 .net "s0", 0 0, L_0x5587d47f2520;  1 drivers
v0x5587d47ef6c0_0 .net "s1", 0 0, L_0x5587d47f2420;  1 drivers
v0x5587d47ef780_0 .net "sel", 1 0, L_0x5587d47f2630;  1 drivers
E_0x5587d47eec30 .event edge, v0x5587d47ef780_0;
L_0x5587d47f2630 .concat8 [ 1 1 0 0], L_0x5587d47f2750, L_0x5587d47f2590;
S_0x5587d47efb20 .scope module, "not9" "fpga_not" 2 7, 3 3 0, S_0x5587d47b0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x5587d47f0e00_0 .net "A1", 0 0, L_0x5587d47f2330;  1 drivers
v0x5587d47f0ec0_0 .net "out", 0 0, v0x5587d47f09c0_0;  alias, 1 drivers
S_0x5587d47efdd0 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x5587d47efb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x5587d47cf500 .functor OR 1, L_0x5587d47f2330, L_0x5587d47f2330, C4<0>, C4<0>;
L_0x7f5262c9f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f5262c9f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5587d47f1f30 .functor AND 1, L_0x7f5262c9f138, L_0x7f5262c9f180, C4<1>, C4<1>;
L_0x5587d47f1fa0 .functor BUFZ 1, L_0x5587d47f1f30, C4<0>, C4<0>, C4<0>;
L_0x5587d47f2100 .functor BUFZ 1, L_0x5587d47cf500, C4<0>, C4<0>, C4<0>;
v0x5587d47f0130_0 .net "A0", 0 0, L_0x7f5262c9f138;  1 drivers
v0x5587d47f0210_0 .net "A1", 0 0, L_0x5587d47f2330;  alias, 1 drivers
v0x5587d47f02d0_0 .net "B0", 0 0, L_0x7f5262c9f180;  1 drivers
v0x5587d47f0370_0 .net "B1", 0 0, L_0x5587d47f2330;  alias, 1 drivers
v0x5587d47f0440_0 .net *"_ivl_12", 0 0, L_0x5587d47f2100;  1 drivers
v0x5587d47f0550_0 .net *"_ivl_7", 0 0, L_0x5587d47f1fa0;  1 drivers
L_0x7f5262c9f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47f0630_0 .net "d0", 0 0, L_0x7f5262c9f018;  1 drivers
L_0x7f5262c9f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47f06f0_0 .net "d1", 0 0, L_0x7f5262c9f060;  1 drivers
L_0x7f5262c9f0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5587d47f07b0_0 .net "d2", 0 0, L_0x7f5262c9f0a8;  1 drivers
L_0x7f5262c9f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5587d47f0900_0 .net "d3", 0 0, L_0x7f5262c9f0f0;  1 drivers
v0x5587d47f09c0_0 .var "out", 0 0;
v0x5587d47f0a80_0 .net "s0", 0 0, L_0x5587d47f1f30;  1 drivers
v0x5587d47f0b40_0 .net "s1", 0 0, L_0x5587d47cf500;  1 drivers
v0x5587d47f0c00_0 .net "sel", 1 0, L_0x5587d47f2010;  1 drivers
E_0x5587d47f00b0 .event edge, v0x5587d47f0c00_0;
L_0x5587d47f2010 .concat8 [ 1 1 0 0], L_0x5587d47f2100, L_0x5587d47f1fa0;
    .scope S_0x5587d47efdd0;
T_0 ;
    %wait E_0x5587d47f00b0;
    %load/vec4 v0x5587d47f0c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5587d47f0630_0;
    %assign/vec4 v0x5587d47f09c0_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5587d47f06f0_0;
    %assign/vec4 v0x5587d47f09c0_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5587d47f07b0_0;
    %assign/vec4 v0x5587d47f09c0_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5587d47f0900_0;
    %assign/vec4 v0x5587d47f09c0_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5587d47ee900;
T_1 ;
    %wait E_0x5587d47eec30;
    %load/vec4 v0x5587d47ef780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5587d47ef1b0_0;
    %assign/vec4 v0x5587d47ef540_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5587d47ef270_0;
    %assign/vec4 v0x5587d47ef540_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5587d47ef330_0;
    %assign/vec4 v0x5587d47ef540_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5587d47ef480_0;
    %assign/vec4 v0x5587d47ef540_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5587d47ed4c0;
T_2 ;
    %wait E_0x5587d47ed7f0;
    %load/vec4 v0x5587d47ee340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5587d47edd70_0;
    %assign/vec4 v0x5587d47ee100_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x5587d47ede30_0;
    %assign/vec4 v0x5587d47ee100_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5587d47edef0_0;
    %assign/vec4 v0x5587d47ee100_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5587d47ee040_0;
    %assign/vec4 v0x5587d47ee100_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5587d47ec080;
T_3 ;
    %wait E_0x5587d47ec3b0;
    %load/vec4 v0x5587d47ecf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5587d47ec930_0;
    %assign/vec4 v0x5587d47eccc0_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5587d47ec9f0_0;
    %assign/vec4 v0x5587d47eccc0_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5587d47ecab0_0;
    %assign/vec4 v0x5587d47eccc0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x5587d47ecc00_0;
    %assign/vec4 v0x5587d47eccc0_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5587d47eac70;
T_4 ;
    %wait E_0x5587d47eafa0;
    %load/vec4 v0x5587d47ebac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5587d47eb4f0_0;
    %assign/vec4 v0x5587d47eb880_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5587d47eb5b0_0;
    %assign/vec4 v0x5587d47eb880_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5587d47eb670_0;
    %assign/vec4 v0x5587d47eb880_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5587d47eb7c0_0;
    %assign/vec4 v0x5587d47eb880_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5587d47e97e0;
T_5 ;
    %wait E_0x5587d47e9b10;
    %load/vec4 v0x5587d47ea660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5587d47ea090_0;
    %assign/vec4 v0x5587d47ea420_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5587d47ea150_0;
    %assign/vec4 v0x5587d47ea420_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5587d47ea210_0;
    %assign/vec4 v0x5587d47ea420_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5587d47ea360_0;
    %assign/vec4 v0x5587d47ea420_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5587d47e83f0;
T_6 ;
    %wait E_0x5587d47e8700;
    %load/vec4 v0x5587d47e9220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5587d47e8c50_0;
    %assign/vec4 v0x5587d47e8fe0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5587d47e8d10_0;
    %assign/vec4 v0x5587d47e8fe0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5587d47e8dd0_0;
    %assign/vec4 v0x5587d47e8fe0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5587d47e8f20_0;
    %assign/vec4 v0x5587d47e8fe0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5587d47e7060;
T_7 ;
    %wait E_0x5587d47cfab0;
    %load/vec4 v0x5587d47e7e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x5587d47e78a0_0;
    %assign/vec4 v0x5587d47e7c30_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x5587d47e7960_0;
    %assign/vec4 v0x5587d47e7c30_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5587d47e7a20_0;
    %assign/vec4 v0x5587d47e7c30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x5587d47e7b70_0;
    %assign/vec4 v0x5587d47e7c30_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5587d47b3880;
T_8 ;
    %wait E_0x5587d47919b0;
    %load/vec4 v0x5587d47e6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x5587d47e6550_0;
    %assign/vec4 v0x5587d47e6850_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x5587d47e6610_0;
    %assign/vec4 v0x5587d47e6850_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5587d47e66d0_0;
    %assign/vec4 v0x5587d47e6850_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x5587d47e6790_0;
    %assign/vec4 v0x5587d47e6850_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "twos.v";
    "./not.v";
    "./c2.v";
