
GccApplication2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004d0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  000004d0  00000564  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000020  00800066  00800066  0000056a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000056a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000059c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  000005d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000cd0  00000000  00000000  000006b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000934  00000000  00000000  00001380  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006ad  00000000  00000000  00001cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  00002364  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000570  00000000  00000000  000024e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000268  00000000  00000000  00002a54  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  00002cbc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 a3 00 	jmp	0x146	; 0x146 <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a6 e6       	ldi	r26, 0x66	; 102
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a6 38       	cpi	r26, 0x86	; 134
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
  70:	10 e0       	ldi	r17, 0x00	; 0
  72:	a0 e6       	ldi	r26, 0x60	; 96
  74:	b0 e0       	ldi	r27, 0x00	; 0
  76:	e0 ed       	ldi	r30, 0xD0	; 208
  78:	f4 e0       	ldi	r31, 0x04	; 4
  7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
  7c:	05 90       	lpm	r0, Z+
  7e:	0d 92       	st	X+, r0
  80:	a6 36       	cpi	r26, 0x66	; 102
  82:	b1 07       	cpc	r27, r17
  84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>
  86:	0e 94 c7 00 	call	0x18e	; 0x18e <main>
  8a:	0c 94 66 02 	jmp	0x4cc	; 0x4cc <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <LM35_Init>:
 * Created: 1/5/2023 11:09:05 PM
 *  Author: Kareem
 */
#include "LM35.h"
void LM35_Init(ADC_Channel Channel_confg)
{
  92:	cf 93       	push	r28
  94:	c8 2f       	mov	r28, r24
	ADC_ConfigStruct *ptr = (ADC_ConfigStruct *)(malloc(sizeof(ADC_ConfigStruct)));
  96:	84 e0       	ldi	r24, 0x04	; 4
  98:	90 e0       	ldi	r25, 0x00	; 0
  9a:	0e 94 45 01 	call	0x28a	; 0x28a <malloc>
	;
	ptr->PSC = PSC_64;
  9e:	26 e0       	ldi	r18, 0x06	; 6
  a0:	fc 01       	movw	r30, r24
  a2:	20 83       	st	Z, r18
	ptr->RMode = Polling;
  a4:	11 82       	std	Z+1, r1	; 0x01
	ptr->VRef = VInternal;
  a6:	23 e0       	ldi	r18, 0x03	; 3
  a8:	22 83       	std	Z+2, r18	; 0x02
	ptr->Channel = Channel_confg;
  aa:	c3 83       	std	Z+3, r28	; 0x03
	ADC_Init(ptr);
  ac:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <ADC_Init>
}
  b0:	cf 91       	pop	r28
  b2:	08 95       	ret

000000b4 <LM35_Read>:

unsigned short int LM35_Read(void)
{
	unsigned short int temp;

	temp = ADC_Read(ADC_Channel0) / 4;
  b4:	80 e0       	ldi	r24, 0x00	; 0
  b6:	0e 94 0d 01 	call	0x21a	; 0x21a <ADC_Read>

	return temp;
  ba:	96 95       	lsr	r25
  bc:	87 95       	ror	r24
  be:	96 95       	lsr	r25
  c0:	87 95       	ror	r24
  c2:	08 95       	ret

000000c4 <update_temp_reading>:

short temp_reading_counter = 0;
short temp_reading[10] = {};
static short current_temp = 0;

void update_temp_reading(void){
  c4:	cf 93       	push	r28
  c6:	df 93       	push	r29
	if (temp_reading_counter < 10)
  c8:	c0 91 7c 00 	lds	r28, 0x007C	; 0x80007c <temp_reading_counter>
  cc:	d0 91 7d 00 	lds	r29, 0x007D	; 0x80007d <temp_reading_counter+0x1>
  d0:	ca 30       	cpi	r28, 0x0A	; 10
  d2:	d1 05       	cpc	r29, r1
  d4:	94 f4       	brge	.+36     	; 0xfa <update_temp_reading+0x36>
	{
		temp_reading[temp_reading_counter] = LM35_Read();
  d6:	0e 94 5a 00 	call	0xb4	; 0xb4 <LM35_Read>
  da:	cc 0f       	add	r28, r28
  dc:	dd 1f       	adc	r29, r29
  de:	c8 59       	subi	r28, 0x98	; 152
  e0:	df 4f       	sbci	r29, 0xFF	; 255
  e2:	99 83       	std	Y+1, r25	; 0x01
  e4:	88 83       	st	Y, r24
		temp_reading_counter++;
  e6:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <temp_reading_counter>
  ea:	90 91 7d 00 	lds	r25, 0x007D	; 0x80007d <temp_reading_counter+0x1>
  ee:	01 96       	adiw	r24, 0x01	; 1
  f0:	90 93 7d 00 	sts	0x007D, r25	; 0x80007d <temp_reading_counter+0x1>
  f4:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <temp_reading_counter>
  f8:	1a c0       	rjmp	.+52     	; 0x12e <update_temp_reading+0x6a>
	}
	else
	{
		temp_reading_counter = 0;
  fa:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <temp_reading_counter+0x1>
  fe:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <temp_reading_counter>
 102:	15 c0       	rjmp	.+42     	; 0x12e <update_temp_reading+0x6a>
	}

	for (int i = 0; i < 10; i++)
	{
		current_temp += temp_reading[i];
 104:	81 91       	ld	r24, Z+
 106:	91 91       	ld	r25, Z+
 108:	28 0f       	add	r18, r24
 10a:	39 1f       	adc	r19, r25
 10c:	82 2f       	mov	r24, r18
 10e:	93 2f       	mov	r25, r19
	else
	{
		temp_reading_counter = 0;
	}

	for (int i = 0; i < 10; i++)
 110:	e4 17       	cp	r30, r20
 112:	f5 07       	cpc	r31, r21
 114:	b9 f7       	brne	.-18     	; 0x104 <update_temp_reading+0x40>
	{
		current_temp += temp_reading[i];
	}
	current_temp /= 10;
 116:	6a e0       	ldi	r22, 0x0A	; 10
 118:	70 e0       	ldi	r23, 0x00	; 0
 11a:	0e 94 1d 01 	call	0x23a	; 0x23a <__divmodhi4>
 11e:	70 93 67 00 	sts	0x0067, r23	; 0x800067 <__data_end+0x1>
 122:	60 93 66 00 	sts	0x0066, r22	; 0x800066 <__data_end>
	PORTD = ~PORTD;
 126:	82 b3       	in	r24, 0x12	; 18
 128:	80 95       	com	r24
 12a:	82 bb       	out	0x12, r24	; 18
 12c:	09 c0       	rjmp	.+18     	; 0x140 <update_temp_reading+0x7c>
 12e:	20 91 66 00 	lds	r18, 0x0066	; 0x800066 <__data_end>
 132:	30 91 67 00 	lds	r19, 0x0067	; 0x800067 <__data_end+0x1>
 136:	e8 e6       	ldi	r30, 0x68	; 104
 138:	f0 e0       	ldi	r31, 0x00	; 0
 13a:	4c e7       	ldi	r20, 0x7C	; 124
 13c:	50 e0       	ldi	r21, 0x00	; 0
 13e:	e2 cf       	rjmp	.-60     	; 0x104 <update_temp_reading+0x40>
 140:	df 91       	pop	r29
 142:	cf 91       	pop	r28
 144:	08 95       	ret

00000146 <__vector_11>:
#include "TCS.h"
#include "Clock.h"
#include "Timer.h"

// Timer interrupt service routine
ISR(TIMER0_OVF_vect) {
 146:	1f 92       	push	r1
 148:	0f 92       	push	r0
 14a:	0f b6       	in	r0, 0x3f	; 63
 14c:	0f 92       	push	r0
 14e:	11 24       	eor	r1, r1
 150:	2f 93       	push	r18
 152:	3f 93       	push	r19
 154:	4f 93       	push	r20
 156:	5f 93       	push	r21
 158:	6f 93       	push	r22
 15a:	7f 93       	push	r23
 15c:	8f 93       	push	r24
 15e:	9f 93       	push	r25
 160:	af 93       	push	r26
 162:	bf 93       	push	r27
 164:	ef 93       	push	r30
 166:	ff 93       	push	r31
	update_temp_reading();
 168:	0e 94 62 00 	call	0xc4	; 0xc4 <update_temp_reading>
}
 16c:	ff 91       	pop	r31
 16e:	ef 91       	pop	r30
 170:	bf 91       	pop	r27
 172:	af 91       	pop	r26
 174:	9f 91       	pop	r25
 176:	8f 91       	pop	r24
 178:	7f 91       	pop	r23
 17a:	6f 91       	pop	r22
 17c:	5f 91       	pop	r21
 17e:	4f 91       	pop	r20
 180:	3f 91       	pop	r19
 182:	2f 91       	pop	r18
 184:	0f 90       	pop	r0
 186:	0f be       	out	0x3f, r0	; 63
 188:	0f 90       	pop	r0
 18a:	1f 90       	pop	r1
 18c:	18 95       	reti

0000018e <main>:

int main(void){	
	INIT_Timer1();
 18e:	0e 94 15 01 	call	0x22a	; 0x22a <INIT_Timer1>
	LM35_Init(ADC_Channel0);
 192:	80 e0       	ldi	r24, 0x00	; 0
 194:	0e 94 49 00 	call	0x92	; 0x92 <LM35_Init>
	// Enable global interrupts
	sei();
 198:	78 94       	sei
	while (1)
	{
		SetBit(PORTA, 7);
 19a:	df 9a       	sbi	0x1b, 7	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 19c:	2f ef       	ldi	r18, 0xFF	; 255
 19e:	89 e6       	ldi	r24, 0x69	; 105
 1a0:	98 e1       	ldi	r25, 0x18	; 24
 1a2:	21 50       	subi	r18, 0x01	; 1
 1a4:	80 40       	sbci	r24, 0x00	; 0
 1a6:	90 40       	sbci	r25, 0x00	; 0
 1a8:	e1 f7       	brne	.-8      	; 0x1a2 <main+0x14>
 1aa:	00 c0       	rjmp	.+0      	; 0x1ac <main+0x1e>
 1ac:	00 00       	nop
		_delay_ms(1000);
		ClearBit(PORTA, 7);
 1ae:	df 98       	cbi	0x1b, 7	; 27
 1b0:	2f ef       	ldi	r18, 0xFF	; 255
 1b2:	89 e6       	ldi	r24, 0x69	; 105
 1b4:	98 e1       	ldi	r25, 0x18	; 24
 1b6:	21 50       	subi	r18, 0x01	; 1
 1b8:	80 40       	sbci	r24, 0x00	; 0
 1ba:	90 40       	sbci	r25, 0x00	; 0
 1bc:	e1 f7       	brne	.-8      	; 0x1b6 <main+0x28>
 1be:	00 c0       	rjmp	.+0      	; 0x1c0 <main+0x32>
 1c0:	00 00       	nop
 1c2:	eb cf       	rjmp	.-42     	; 0x19a <main+0xc>

000001c4 <ADC_Init>:
#include "ADC.h"

static ADC_ConfigStruct ADC_InitStruct;


void ADC_Init(ADC_ConfigStruct* ptr){
 1c4:	dc 01       	movw	r26, r24
	ADC_InitStruct.PSC = ptr->PSC;
 1c6:	ee e7       	ldi	r30, 0x7E	; 126
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	8c 91       	ld	r24, X
 1cc:	80 83       	st	Z, r24
	ADC_InitStruct.RMode = ptr->RMode;
 1ce:	11 96       	adiw	r26, 0x01	; 1
 1d0:	8c 91       	ld	r24, X
 1d2:	11 97       	sbiw	r26, 0x01	; 1
 1d4:	81 83       	std	Z+1, r24	; 0x01
	ADC_InitStruct.VRef = ptr->VRef;
 1d6:	12 96       	adiw	r26, 0x02	; 2
 1d8:	9c 91       	ld	r25, X
 1da:	12 97       	sbiw	r26, 0x02	; 2
 1dc:	92 83       	std	Z+2, r25	; 0x02
	ADC_InitStruct.Channel = ptr->Channel;
 1de:	13 96       	adiw	r26, 0x03	; 3
 1e0:	9c 91       	ld	r25, X
 1e2:	93 83       	std	Z+3, r25	; 0x03
	if(ADC_InitStruct.RMode == Interrupt){
 1e4:	81 30       	cpi	r24, 0x01	; 1
 1e6:	11 f4       	brne	.+4      	; 0x1ec <ADC_Init+0x28>
		SetBit(ADCSRA_REG,ADIE_BIT);
 1e8:	33 9a       	sbi	0x06, 3	; 6
 1ea:	03 c0       	rjmp	.+6      	; 0x1f2 <ADC_Init+0x2e>
		}else if(ADC_InitStruct.RMode == Polling){
 1ec:	81 11       	cpse	r24, r1
 1ee:	01 c0       	rjmp	.+2      	; 0x1f2 <ADC_Init+0x2e>
		ClearBit(ADCSRA_REG,ADIE_BIT);
 1f0:	33 98       	cbi	0x06, 3	; 6
	}
	// Enabling the ADC
	SetBit(ADCSRA_REG,ADEN_BIT);
 1f2:	37 9a       	sbi	0x06, 7	; 6
	// Setting System Clock pre-scalar
	ADCSRA_REG |= ADC_InitStruct.PSC;
 1f4:	96 b1       	in	r25, 0x06	; 6
 1f6:	ee e7       	ldi	r30, 0x7E	; 126
 1f8:	f0 e0       	ldi	r31, 0x00	; 0
 1fa:	80 81       	ld	r24, Z
 1fc:	89 2b       	or	r24, r25
 1fe:	86 b9       	out	0x06, r24	; 6
	// Setting Vref
	//ADMUX_REG &= 0x3F;
	ADMUX_REG |= (ADC_InitStruct.VRef<<6);
 200:	27 b1       	in	r18, 0x07	; 7
 202:	92 81       	ldd	r25, Z+2	; 0x02
 204:	30 e4       	ldi	r19, 0x40	; 64
 206:	93 9f       	mul	r25, r19
 208:	c0 01       	movw	r24, r0
 20a:	11 24       	eor	r1, r1
 20c:	82 2b       	or	r24, r18
 20e:	87 b9       	out	0x07, r24	; 7
	// Setting the ADC channel to be used
	ADMUX_REG |= (ADC_InitStruct.Channel);
 210:	97 b1       	in	r25, 0x07	; 7
 212:	83 81       	ldd	r24, Z+3	; 0x03
 214:	89 2b       	or	r24, r25
 216:	87 b9       	out	0x07, r24	; 7
 218:	08 95       	ret

0000021a <ADC_Read>:
}

unsigned short int ADC_Read(ADC_Channel channel){
	unsigned short Read=0;
	SetBit(ADCSRA_REG,ADSC_BIT);
 21a:	36 9a       	sbi	0x06, 6	; 6
	while(GetBit(ADCSRA_REG,ADIF_BIT)==0){
 21c:	34 9b       	sbis	0x06, 4	; 6
 21e:	fe cf       	rjmp	.-4      	; 0x21c <ADC_Read+0x2>
	}
	Read = ADCL_REG;
 220:	84 b1       	in	r24, 0x04	; 4
	Read |= ADCH_REG<<8;
 222:	25 b1       	in	r18, 0x05	; 5
	return Read;
 224:	90 e0       	ldi	r25, 0x00	; 0
}
 226:	92 2b       	or	r25, r18
 228:	08 95       	ret

0000022a <INIT_Timer1>:
// Timer counter value for 100ms interrupt frequency

void INIT_Timer1(void)
{
	// Set initial value of TCNT0
	TCNT0 = 142;
 22a:	8e e8       	ldi	r24, 0x8E	; 142
 22c:	82 bf       	out	0x32, r24	; 50

	// Set Timer0 to Normal mode with prescaler of 64
	TCCR0 = (1 << CS01) | (1 << CS00);
 22e:	83 e0       	ldi	r24, 0x03	; 3
 230:	83 bf       	out	0x33, r24	; 51

	// Enable Timer0 overflow interrupt
	TIMSK |= (1 << TOIE0);
 232:	89 b7       	in	r24, 0x39	; 57
 234:	81 60       	ori	r24, 0x01	; 1
 236:	89 bf       	out	0x39, r24	; 57
 238:	08 95       	ret

0000023a <__divmodhi4>:
 23a:	97 fb       	bst	r25, 7
 23c:	07 2e       	mov	r0, r23
 23e:	16 f4       	brtc	.+4      	; 0x244 <__divmodhi4+0xa>
 240:	00 94       	com	r0
 242:	07 d0       	rcall	.+14     	; 0x252 <__divmodhi4_neg1>
 244:	77 fd       	sbrc	r23, 7
 246:	09 d0       	rcall	.+18     	; 0x25a <__divmodhi4_neg2>
 248:	0e 94 31 01 	call	0x262	; 0x262 <__udivmodhi4>
 24c:	07 fc       	sbrc	r0, 7
 24e:	05 d0       	rcall	.+10     	; 0x25a <__divmodhi4_neg2>
 250:	3e f4       	brtc	.+14     	; 0x260 <__divmodhi4_exit>

00000252 <__divmodhi4_neg1>:
 252:	90 95       	com	r25
 254:	81 95       	neg	r24
 256:	9f 4f       	sbci	r25, 0xFF	; 255
 258:	08 95       	ret

0000025a <__divmodhi4_neg2>:
 25a:	70 95       	com	r23
 25c:	61 95       	neg	r22
 25e:	7f 4f       	sbci	r23, 0xFF	; 255

00000260 <__divmodhi4_exit>:
 260:	08 95       	ret

00000262 <__udivmodhi4>:
 262:	aa 1b       	sub	r26, r26
 264:	bb 1b       	sub	r27, r27
 266:	51 e1       	ldi	r21, 0x11	; 17
 268:	07 c0       	rjmp	.+14     	; 0x278 <__udivmodhi4_ep>

0000026a <__udivmodhi4_loop>:
 26a:	aa 1f       	adc	r26, r26
 26c:	bb 1f       	adc	r27, r27
 26e:	a6 17       	cp	r26, r22
 270:	b7 07       	cpc	r27, r23
 272:	10 f0       	brcs	.+4      	; 0x278 <__udivmodhi4_ep>
 274:	a6 1b       	sub	r26, r22
 276:	b7 0b       	sbc	r27, r23

00000278 <__udivmodhi4_ep>:
 278:	88 1f       	adc	r24, r24
 27a:	99 1f       	adc	r25, r25
 27c:	5a 95       	dec	r21
 27e:	a9 f7       	brne	.-22     	; 0x26a <__udivmodhi4_loop>
 280:	80 95       	com	r24
 282:	90 95       	com	r25
 284:	bc 01       	movw	r22, r24
 286:	cd 01       	movw	r24, r26
 288:	08 95       	ret

0000028a <malloc>:
 28a:	0f 93       	push	r16
 28c:	1f 93       	push	r17
 28e:	cf 93       	push	r28
 290:	df 93       	push	r29
 292:	82 30       	cpi	r24, 0x02	; 2
 294:	91 05       	cpc	r25, r1
 296:	10 f4       	brcc	.+4      	; 0x29c <malloc+0x12>
 298:	82 e0       	ldi	r24, 0x02	; 2
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	e0 91 84 00 	lds	r30, 0x0084	; 0x800084 <__flp>
 2a0:	f0 91 85 00 	lds	r31, 0x0085	; 0x800085 <__flp+0x1>
 2a4:	20 e0       	ldi	r18, 0x00	; 0
 2a6:	30 e0       	ldi	r19, 0x00	; 0
 2a8:	a0 e0       	ldi	r26, 0x00	; 0
 2aa:	b0 e0       	ldi	r27, 0x00	; 0
 2ac:	30 97       	sbiw	r30, 0x00	; 0
 2ae:	19 f1       	breq	.+70     	; 0x2f6 <malloc+0x6c>
 2b0:	40 81       	ld	r20, Z
 2b2:	51 81       	ldd	r21, Z+1	; 0x01
 2b4:	02 81       	ldd	r16, Z+2	; 0x02
 2b6:	13 81       	ldd	r17, Z+3	; 0x03
 2b8:	48 17       	cp	r20, r24
 2ba:	59 07       	cpc	r21, r25
 2bc:	c8 f0       	brcs	.+50     	; 0x2f0 <malloc+0x66>
 2be:	84 17       	cp	r24, r20
 2c0:	95 07       	cpc	r25, r21
 2c2:	69 f4       	brne	.+26     	; 0x2de <malloc+0x54>
 2c4:	10 97       	sbiw	r26, 0x00	; 0
 2c6:	31 f0       	breq	.+12     	; 0x2d4 <malloc+0x4a>
 2c8:	12 96       	adiw	r26, 0x02	; 2
 2ca:	0c 93       	st	X, r16
 2cc:	12 97       	sbiw	r26, 0x02	; 2
 2ce:	13 96       	adiw	r26, 0x03	; 3
 2d0:	1c 93       	st	X, r17
 2d2:	27 c0       	rjmp	.+78     	; 0x322 <malloc+0x98>
 2d4:	00 93 84 00 	sts	0x0084, r16	; 0x800084 <__flp>
 2d8:	10 93 85 00 	sts	0x0085, r17	; 0x800085 <__flp+0x1>
 2dc:	22 c0       	rjmp	.+68     	; 0x322 <malloc+0x98>
 2de:	21 15       	cp	r18, r1
 2e0:	31 05       	cpc	r19, r1
 2e2:	19 f0       	breq	.+6      	; 0x2ea <malloc+0x60>
 2e4:	42 17       	cp	r20, r18
 2e6:	53 07       	cpc	r21, r19
 2e8:	18 f4       	brcc	.+6      	; 0x2f0 <malloc+0x66>
 2ea:	9a 01       	movw	r18, r20
 2ec:	bd 01       	movw	r22, r26
 2ee:	ef 01       	movw	r28, r30
 2f0:	df 01       	movw	r26, r30
 2f2:	f8 01       	movw	r30, r16
 2f4:	db cf       	rjmp	.-74     	; 0x2ac <malloc+0x22>
 2f6:	21 15       	cp	r18, r1
 2f8:	31 05       	cpc	r19, r1
 2fa:	f9 f0       	breq	.+62     	; 0x33a <malloc+0xb0>
 2fc:	28 1b       	sub	r18, r24
 2fe:	39 0b       	sbc	r19, r25
 300:	24 30       	cpi	r18, 0x04	; 4
 302:	31 05       	cpc	r19, r1
 304:	80 f4       	brcc	.+32     	; 0x326 <malloc+0x9c>
 306:	8a 81       	ldd	r24, Y+2	; 0x02
 308:	9b 81       	ldd	r25, Y+3	; 0x03
 30a:	61 15       	cp	r22, r1
 30c:	71 05       	cpc	r23, r1
 30e:	21 f0       	breq	.+8      	; 0x318 <malloc+0x8e>
 310:	fb 01       	movw	r30, r22
 312:	93 83       	std	Z+3, r25	; 0x03
 314:	82 83       	std	Z+2, r24	; 0x02
 316:	04 c0       	rjmp	.+8      	; 0x320 <malloc+0x96>
 318:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__flp+0x1>
 31c:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__flp>
 320:	fe 01       	movw	r30, r28
 322:	32 96       	adiw	r30, 0x02	; 2
 324:	44 c0       	rjmp	.+136    	; 0x3ae <malloc+0x124>
 326:	fe 01       	movw	r30, r28
 328:	e2 0f       	add	r30, r18
 32a:	f3 1f       	adc	r31, r19
 32c:	81 93       	st	Z+, r24
 32e:	91 93       	st	Z+, r25
 330:	22 50       	subi	r18, 0x02	; 2
 332:	31 09       	sbc	r19, r1
 334:	39 83       	std	Y+1, r19	; 0x01
 336:	28 83       	st	Y, r18
 338:	3a c0       	rjmp	.+116    	; 0x3ae <malloc+0x124>
 33a:	20 91 82 00 	lds	r18, 0x0082	; 0x800082 <__brkval>
 33e:	30 91 83 00 	lds	r19, 0x0083	; 0x800083 <__brkval+0x1>
 342:	23 2b       	or	r18, r19
 344:	41 f4       	brne	.+16     	; 0x356 <malloc+0xcc>
 346:	20 91 62 00 	lds	r18, 0x0062	; 0x800062 <__malloc_heap_start>
 34a:	30 91 63 00 	lds	r19, 0x0063	; 0x800063 <__malloc_heap_start+0x1>
 34e:	30 93 83 00 	sts	0x0083, r19	; 0x800083 <__brkval+0x1>
 352:	20 93 82 00 	sts	0x0082, r18	; 0x800082 <__brkval>
 356:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 35a:	30 91 61 00 	lds	r19, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 35e:	21 15       	cp	r18, r1
 360:	31 05       	cpc	r19, r1
 362:	41 f4       	brne	.+16     	; 0x374 <malloc+0xea>
 364:	2d b7       	in	r18, 0x3d	; 61
 366:	3e b7       	in	r19, 0x3e	; 62
 368:	40 91 64 00 	lds	r20, 0x0064	; 0x800064 <__malloc_margin>
 36c:	50 91 65 00 	lds	r21, 0x0065	; 0x800065 <__malloc_margin+0x1>
 370:	24 1b       	sub	r18, r20
 372:	35 0b       	sbc	r19, r21
 374:	e0 91 82 00 	lds	r30, 0x0082	; 0x800082 <__brkval>
 378:	f0 91 83 00 	lds	r31, 0x0083	; 0x800083 <__brkval+0x1>
 37c:	e2 17       	cp	r30, r18
 37e:	f3 07       	cpc	r31, r19
 380:	a0 f4       	brcc	.+40     	; 0x3aa <malloc+0x120>
 382:	2e 1b       	sub	r18, r30
 384:	3f 0b       	sbc	r19, r31
 386:	28 17       	cp	r18, r24
 388:	39 07       	cpc	r19, r25
 38a:	78 f0       	brcs	.+30     	; 0x3aa <malloc+0x120>
 38c:	ac 01       	movw	r20, r24
 38e:	4e 5f       	subi	r20, 0xFE	; 254
 390:	5f 4f       	sbci	r21, 0xFF	; 255
 392:	24 17       	cp	r18, r20
 394:	35 07       	cpc	r19, r21
 396:	48 f0       	brcs	.+18     	; 0x3aa <malloc+0x120>
 398:	4e 0f       	add	r20, r30
 39a:	5f 1f       	adc	r21, r31
 39c:	50 93 83 00 	sts	0x0083, r21	; 0x800083 <__brkval+0x1>
 3a0:	40 93 82 00 	sts	0x0082, r20	; 0x800082 <__brkval>
 3a4:	81 93       	st	Z+, r24
 3a6:	91 93       	st	Z+, r25
 3a8:	02 c0       	rjmp	.+4      	; 0x3ae <malloc+0x124>
 3aa:	e0 e0       	ldi	r30, 0x00	; 0
 3ac:	f0 e0       	ldi	r31, 0x00	; 0
 3ae:	cf 01       	movw	r24, r30
 3b0:	df 91       	pop	r29
 3b2:	cf 91       	pop	r28
 3b4:	1f 91       	pop	r17
 3b6:	0f 91       	pop	r16
 3b8:	08 95       	ret

000003ba <free>:
 3ba:	cf 93       	push	r28
 3bc:	df 93       	push	r29
 3be:	00 97       	sbiw	r24, 0x00	; 0
 3c0:	09 f4       	brne	.+2      	; 0x3c4 <free+0xa>
 3c2:	81 c0       	rjmp	.+258    	; 0x4c6 <__EEPROM_REGION_LENGTH__+0xc6>
 3c4:	fc 01       	movw	r30, r24
 3c6:	32 97       	sbiw	r30, 0x02	; 2
 3c8:	13 82       	std	Z+3, r1	; 0x03
 3ca:	12 82       	std	Z+2, r1	; 0x02
 3cc:	a0 91 84 00 	lds	r26, 0x0084	; 0x800084 <__flp>
 3d0:	b0 91 85 00 	lds	r27, 0x0085	; 0x800085 <__flp+0x1>
 3d4:	10 97       	sbiw	r26, 0x00	; 0
 3d6:	81 f4       	brne	.+32     	; 0x3f8 <free+0x3e>
 3d8:	20 81       	ld	r18, Z
 3da:	31 81       	ldd	r19, Z+1	; 0x01
 3dc:	82 0f       	add	r24, r18
 3de:	93 1f       	adc	r25, r19
 3e0:	20 91 82 00 	lds	r18, 0x0082	; 0x800082 <__brkval>
 3e4:	30 91 83 00 	lds	r19, 0x0083	; 0x800083 <__brkval+0x1>
 3e8:	28 17       	cp	r18, r24
 3ea:	39 07       	cpc	r19, r25
 3ec:	51 f5       	brne	.+84     	; 0x442 <__EEPROM_REGION_LENGTH__+0x42>
 3ee:	f0 93 83 00 	sts	0x0083, r31	; 0x800083 <__brkval+0x1>
 3f2:	e0 93 82 00 	sts	0x0082, r30	; 0x800082 <__brkval>
 3f6:	67 c0       	rjmp	.+206    	; 0x4c6 <__EEPROM_REGION_LENGTH__+0xc6>
 3f8:	ed 01       	movw	r28, r26
 3fa:	20 e0       	ldi	r18, 0x00	; 0
 3fc:	30 e0       	ldi	r19, 0x00	; 0
 3fe:	ce 17       	cp	r28, r30
 400:	df 07       	cpc	r29, r31
 402:	40 f4       	brcc	.+16     	; 0x414 <__EEPROM_REGION_LENGTH__+0x14>
 404:	4a 81       	ldd	r20, Y+2	; 0x02
 406:	5b 81       	ldd	r21, Y+3	; 0x03
 408:	9e 01       	movw	r18, r28
 40a:	41 15       	cp	r20, r1
 40c:	51 05       	cpc	r21, r1
 40e:	f1 f0       	breq	.+60     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
 410:	ea 01       	movw	r28, r20
 412:	f5 cf       	rjmp	.-22     	; 0x3fe <free+0x44>
 414:	d3 83       	std	Z+3, r29	; 0x03
 416:	c2 83       	std	Z+2, r28	; 0x02
 418:	40 81       	ld	r20, Z
 41a:	51 81       	ldd	r21, Z+1	; 0x01
 41c:	84 0f       	add	r24, r20
 41e:	95 1f       	adc	r25, r21
 420:	c8 17       	cp	r28, r24
 422:	d9 07       	cpc	r29, r25
 424:	59 f4       	brne	.+22     	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 426:	88 81       	ld	r24, Y
 428:	99 81       	ldd	r25, Y+1	; 0x01
 42a:	84 0f       	add	r24, r20
 42c:	95 1f       	adc	r25, r21
 42e:	02 96       	adiw	r24, 0x02	; 2
 430:	91 83       	std	Z+1, r25	; 0x01
 432:	80 83       	st	Z, r24
 434:	8a 81       	ldd	r24, Y+2	; 0x02
 436:	9b 81       	ldd	r25, Y+3	; 0x03
 438:	93 83       	std	Z+3, r25	; 0x03
 43a:	82 83       	std	Z+2, r24	; 0x02
 43c:	21 15       	cp	r18, r1
 43e:	31 05       	cpc	r19, r1
 440:	29 f4       	brne	.+10     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
 442:	f0 93 85 00 	sts	0x0085, r31	; 0x800085 <__flp+0x1>
 446:	e0 93 84 00 	sts	0x0084, r30	; 0x800084 <__flp>
 44a:	3d c0       	rjmp	.+122    	; 0x4c6 <__EEPROM_REGION_LENGTH__+0xc6>
 44c:	e9 01       	movw	r28, r18
 44e:	fb 83       	std	Y+3, r31	; 0x03
 450:	ea 83       	std	Y+2, r30	; 0x02
 452:	49 91       	ld	r20, Y+
 454:	59 91       	ld	r21, Y+
 456:	c4 0f       	add	r28, r20
 458:	d5 1f       	adc	r29, r21
 45a:	ec 17       	cp	r30, r28
 45c:	fd 07       	cpc	r31, r29
 45e:	61 f4       	brne	.+24     	; 0x478 <__EEPROM_REGION_LENGTH__+0x78>
 460:	80 81       	ld	r24, Z
 462:	91 81       	ldd	r25, Z+1	; 0x01
 464:	84 0f       	add	r24, r20
 466:	95 1f       	adc	r25, r21
 468:	02 96       	adiw	r24, 0x02	; 2
 46a:	e9 01       	movw	r28, r18
 46c:	99 83       	std	Y+1, r25	; 0x01
 46e:	88 83       	st	Y, r24
 470:	82 81       	ldd	r24, Z+2	; 0x02
 472:	93 81       	ldd	r25, Z+3	; 0x03
 474:	9b 83       	std	Y+3, r25	; 0x03
 476:	8a 83       	std	Y+2, r24	; 0x02
 478:	e0 e0       	ldi	r30, 0x00	; 0
 47a:	f0 e0       	ldi	r31, 0x00	; 0
 47c:	12 96       	adiw	r26, 0x02	; 2
 47e:	8d 91       	ld	r24, X+
 480:	9c 91       	ld	r25, X
 482:	13 97       	sbiw	r26, 0x03	; 3
 484:	00 97       	sbiw	r24, 0x00	; 0
 486:	19 f0       	breq	.+6      	; 0x48e <__EEPROM_REGION_LENGTH__+0x8e>
 488:	fd 01       	movw	r30, r26
 48a:	dc 01       	movw	r26, r24
 48c:	f7 cf       	rjmp	.-18     	; 0x47c <__EEPROM_REGION_LENGTH__+0x7c>
 48e:	8d 91       	ld	r24, X+
 490:	9c 91       	ld	r25, X
 492:	11 97       	sbiw	r26, 0x01	; 1
 494:	9d 01       	movw	r18, r26
 496:	2e 5f       	subi	r18, 0xFE	; 254
 498:	3f 4f       	sbci	r19, 0xFF	; 255
 49a:	82 0f       	add	r24, r18
 49c:	93 1f       	adc	r25, r19
 49e:	20 91 82 00 	lds	r18, 0x0082	; 0x800082 <__brkval>
 4a2:	30 91 83 00 	lds	r19, 0x0083	; 0x800083 <__brkval+0x1>
 4a6:	28 17       	cp	r18, r24
 4a8:	39 07       	cpc	r19, r25
 4aa:	69 f4       	brne	.+26     	; 0x4c6 <__EEPROM_REGION_LENGTH__+0xc6>
 4ac:	30 97       	sbiw	r30, 0x00	; 0
 4ae:	29 f4       	brne	.+10     	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
 4b0:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__flp+0x1>
 4b4:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__flp>
 4b8:	02 c0       	rjmp	.+4      	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
 4ba:	13 82       	std	Z+3, r1	; 0x03
 4bc:	12 82       	std	Z+2, r1	; 0x02
 4be:	b0 93 83 00 	sts	0x0083, r27	; 0x800083 <__brkval+0x1>
 4c2:	a0 93 82 00 	sts	0x0082, r26	; 0x800082 <__brkval>
 4c6:	df 91       	pop	r29
 4c8:	cf 91       	pop	r28
 4ca:	08 95       	ret

000004cc <_exit>:
 4cc:	f8 94       	cli

000004ce <__stop_program>:
 4ce:	ff cf       	rjmp	.-2      	; 0x4ce <__stop_program>
