Fitter Status : Successful - Thu May 11 12:35:00 2023
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course_project
Top-level Entity Name : main
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 4 %
    Combinational ALUTs : 271 / 12,480 ( 2 % )
    Dedicated logic registers : 359 / 12,480 ( 3 % )
Total registers : 359
Total pins : 69 / 343 ( 20 % )
Total virtual pins : 0
Total block memory bits : 45,056 / 419,328 ( 11 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
