<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SensiEdgeDoc: LSM6DSO32_fifo</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SensiEdgeDoc
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">LSM6DSO32_fifo</div></div>
</div><!--header-->
<div class="contents">

<p>This section group all the functions concerning the fifo usage.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae57b9e4d815991403675a7c0e7dae3e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae57b9e4d815991403675a7c0e7dae3e2">lsm6dso32_fifo_watermark_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> val)</td></tr>
<tr class="memdesc:gae57b9e4d815991403675a7c0e7dae3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gae57b9e4d815991403675a7c0e7dae3e2">More...</a><br /></td></tr>
<tr class="separator:gae57b9e4d815991403675a7c0e7dae3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80428797213c5c1d98a06748153c5669"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga80428797213c5c1d98a06748153c5669">lsm6dso32_fifo_watermark_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *val)</td></tr>
<tr class="memdesc:ga80428797213c5c1d98a06748153c5669"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga80428797213c5c1d98a06748153c5669">More...</a><br /></td></tr>
<tr class="separator:ga80428797213c5c1d98a06748153c5669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad2530faf8fd363a7e7d31bf83e3d415c">lsm6dso32_compression_algo_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gad2530faf8fd363a7e7d31bf83e3d415c">More...</a><br /></td></tr>
<tr class="separator:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada106a60f09bb26ede9efbe60635fdc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gada106a60f09bb26ede9efbe60635fdc8">lsm6dso32_compression_algo_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gada106a60f09bb26ede9efbe60635fdc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gada106a60f09bb26ede9efbe60635fdc8">More...</a><br /></td></tr>
<tr class="separator:gada106a60f09bb26ede9efbe60635fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga22faf1643b94fde7c9e27d951a7ac80d">lsm6dso32_compression_algo_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_uncoptr_rate_t val)</td></tr>
<tr class="memdesc:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga22faf1643b94fde7c9e27d951a7ac80d">More...</a><br /></td></tr>
<tr class="separator:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cab541ac98eed01c548347749a2cd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac7cab541ac98eed01c548347749a2cd4">lsm6dso32_compression_algo_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_uncoptr_rate_t *val)</td></tr>
<tr class="memdesc:gac7cab541ac98eed01c548347749a2cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gac7cab541ac98eed01c548347749a2cd4">More...</a><br /></td></tr>
<tr class="separator:gac7cab541ac98eed01c548347749a2cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bd98c25c875d52e070e2f3530c0159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga47bd98c25c875d52e070e2f3530c0159">lsm6dso32_fifo_virtual_sens_odr_chg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga47bd98c25c875d52e070e2f3530c0159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga47bd98c25c875d52e070e2f3530c0159">More...</a><br /></td></tr>
<tr class="separator:ga47bd98c25c875d52e070e2f3530c0159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0000e08c1473ac8b721efbe88774629"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad0000e08c1473ac8b721efbe88774629">lsm6dso32_fifo_virtual_sens_odr_chg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gad0000e08c1473ac8b721efbe88774629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gad0000e08c1473ac8b721efbe88774629">More...</a><br /></td></tr>
<tr class="separator:gad0000e08c1473ac8b721efbe88774629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga2ec3271d5c15a8947d383fbb1967c2fa">lsm6dso32_compression_algo_real_time_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga2ec3271d5c15a8947d383fbb1967c2fa">More...</a><br /></td></tr>
<tr class="separator:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536ff0c4991647b047ae7875dab787dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga536ff0c4991647b047ae7875dab787dc">lsm6dso32_compression_algo_real_time_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga536ff0c4991647b047ae7875dab787dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga536ff0c4991647b047ae7875dab787dc">More...</a><br /></td></tr>
<tr class="separator:ga536ff0c4991647b047ae7875dab787dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae041c2b2dad2ca4479b02337991edaaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae041c2b2dad2ca4479b02337991edaaf">lsm6dso32_fifo_stop_on_wtm_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gae041c2b2dad2ca4479b02337991edaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gae041c2b2dad2ca4479b02337991edaaf">More...</a><br /></td></tr>
<tr class="separator:gae041c2b2dad2ca4479b02337991edaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7e245b31ea1c6c43ea289602b2f216"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gacd7e245b31ea1c6c43ea289602b2f216">lsm6dso32_fifo_stop_on_wtm_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gacd7e245b31ea1c6c43ea289602b2f216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gacd7e245b31ea1c6c43ea289602b2f216">More...</a><br /></td></tr>
<tr class="separator:gacd7e245b31ea1c6c43ea289602b2f216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga34ed9ab2ac419da6c8226a9d91a318a5">lsm6dso32_fifo_xl_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_xl_t val)</td></tr>
<tr class="memdesc:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga34ed9ab2ac419da6c8226a9d91a318a5">More...</a><br /></td></tr>
<tr class="separator:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga8f06e756ece7144d4f79f4afb8c31f7a">lsm6dso32_fifo_xl_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_xl_t *val)</td></tr>
<tr class="memdesc:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga8f06e756ece7144d4f79f4afb8c31f7a">More...</a><br /></td></tr>
<tr class="separator:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gacca0e3ee21b04b8f6fc2245f69bf9150">lsm6dso32_fifo_gy_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_gy_t val)</td></tr>
<tr class="memdesc:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gacca0e3ee21b04b8f6fc2245f69bf9150">More...</a><br /></td></tr>
<tr class="separator:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2520dc9e0a1718307dd2dc40f426836e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga2520dc9e0a1718307dd2dc40f426836e">lsm6dso32_fifo_gy_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_bdr_gy_t *val)</td></tr>
<tr class="memdesc:ga2520dc9e0a1718307dd2dc40f426836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga2520dc9e0a1718307dd2dc40f426836e">More...</a><br /></td></tr>
<tr class="separator:ga2520dc9e0a1718307dd2dc40f426836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9badb71155858e51c48c9082b8e5e97a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga9badb71155858e51c48c9082b8e5e97a">lsm6dso32_fifo_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fifo_mode_t val)</td></tr>
<tr class="memdesc:ga9badb71155858e51c48c9082b8e5e97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga9badb71155858e51c48c9082b8e5e97a">More...</a><br /></td></tr>
<tr class="separator:ga9badb71155858e51c48c9082b8e5e97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17290ac1f6610de65df52fb91c6cbe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac17290ac1f6610de65df52fb91c6cbe3">lsm6dso32_fifo_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fifo_mode_t *val)</td></tr>
<tr class="memdesc:gac17290ac1f6610de65df52fb91c6cbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gac17290ac1f6610de65df52fb91c6cbe3">More...</a><br /></td></tr>
<tr class="separator:gac17290ac1f6610de65df52fb91c6cbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga4ca001de4754a5ad7e8a8eacb2ec3f47">lsm6dso32_fifo_temp_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_t_batch_t val)</td></tr>
<tr class="memdesc:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga4ca001de4754a5ad7e8a8eacb2ec3f47">More...</a><br /></td></tr>
<tr class="separator:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gafb4b9cce785e8e8922bc9fcde4d08d76">lsm6dso32_fifo_temp_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_t_batch_t *val)</td></tr>
<tr class="memdesc:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gafb4b9cce785e8e8922bc9fcde4d08d76">More...</a><br /></td></tr>
<tr class="separator:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c229474f184fa203d62977fa724f36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad3c229474f184fa203d62977fa724f36">lsm6dso32_fifo_timestamp_decimation_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_ts_batch_t val)</td></tr>
<tr class="memdesc:gad3c229474f184fa203d62977fa724f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gad3c229474f184fa203d62977fa724f36">More...</a><br /></td></tr>
<tr class="separator:gad3c229474f184fa203d62977fa724f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac1dd0bbd6b3238e97a52e9be5e97e9c4">lsm6dso32_fifo_timestamp_decimation_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_odr_ts_batch_t *val)</td></tr>
<tr class="memdesc:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gac1dd0bbd6b3238e97a52e9be5e97e9c4">More...</a><br /></td></tr>
<tr class="separator:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae0dd66493dd7fd05ea03cbc1a7e85b26">lsm6dso32_fifo_cnt_event_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_trig_counter_bdr_t val)</td></tr>
<tr class="memdesc:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gae0dd66493dd7fd05ea03cbc1a7e85b26">More...</a><br /></td></tr>
<tr class="separator:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd351b2573243322f8e174ffd2892659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gacd351b2573243322f8e174ffd2892659">lsm6dso32_fifo_cnt_event_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_trig_counter_bdr_t *val)</td></tr>
<tr class="memdesc:gacd351b2573243322f8e174ffd2892659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gacd351b2573243322f8e174ffd2892659">More...</a><br /></td></tr>
<tr class="separator:gacd351b2573243322f8e174ffd2892659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a288fffb407bc56cb4561288751c24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga67a288fffb407bc56cb4561288751c24">lsm6dso32_rst_batch_counter_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga67a288fffb407bc56cb4561288751c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching vents for a single sensor. This bit is automatically reset to zero if it was set to ‘1’.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga67a288fffb407bc56cb4561288751c24">More...</a><br /></td></tr>
<tr class="separator:ga67a288fffb407bc56cb4561288751c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga0bd32bd1f6619f352ee385f3a35cf14e">lsm6dso32_rst_batch_counter_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching events for a single sensor. This bit is automatically reset to zero if it was set to ‘1’.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga0bd32bd1f6619f352ee385f3a35cf14e">More...</a><br /></td></tr>
<tr class="separator:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d49964e007073dd0718633b920f6f33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga0d49964e007073dd0718633b920f6f33">lsm6dso32_batch_counter_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> val)</td></tr>
<tr class="memdesc:ga0d49964e007073dd0718633b920f6f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga0d49964e007073dd0718633b920f6f33">More...</a><br /></td></tr>
<tr class="separator:ga0d49964e007073dd0718633b920f6f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc392afaea26dcca450b5779c5c63fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga5bc392afaea26dcca450b5779c5c63fe">lsm6dso32_batch_counter_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *val)</td></tr>
<tr class="memdesc:ga5bc392afaea26dcca450b5779c5c63fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga5bc392afaea26dcca450b5779c5c63fe">More...</a><br /></td></tr>
<tr class="separator:ga5bc392afaea26dcca450b5779c5c63fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438c9d57087e77476a0c3dccfe82d061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga438c9d57087e77476a0c3dccfe82d061">lsm6dso32_fifo_data_level_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *val)</td></tr>
<tr class="memdesc:ga438c9d57087e77476a0c3dccfe82d061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of unread sensor data(TAG + 6 bytes) stored in FIFO.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga438c9d57087e77476a0c3dccfe82d061">More...</a><br /></td></tr>
<tr class="separator:ga438c9d57087e77476a0c3dccfe82d061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3929e021512d61315c7eff37050526"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gabe3929e021512d61315c7eff37050526">lsm6dso32_fifo_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__fifo__status2__t.html">lsm6dso32_fifo_status2_t</a> *val)</td></tr>
<tr class="memdesc:gabe3929e021512d61315c7eff37050526"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gabe3929e021512d61315c7eff37050526">More...</a><br /></td></tr>
<tr class="separator:gabe3929e021512d61315c7eff37050526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae833f30dabdc466eda2f6de3572567fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae833f30dabdc466eda2f6de3572567fb">lsm6dso32_fifo_full_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae833f30dabdc466eda2f6de3572567fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart FIFO full status.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gae833f30dabdc466eda2f6de3572567fb">More...</a><br /></td></tr>
<tr class="separator:gae833f30dabdc466eda2f6de3572567fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa48489f72136b6c91c5f346603909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga41fa48489f72136b6c91c5f346603909">lsm6dso32_fifo_ovr_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga41fa48489f72136b6c91c5f346603909"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun status.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga41fa48489f72136b6c91c5f346603909">More...</a><br /></td></tr>
<tr class="separator:ga41fa48489f72136b6c91c5f346603909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad264897b5c3653ef82b711d0fc08bed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad264897b5c3653ef82b711d0fc08bed2">lsm6dso32_fifo_wtm_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gad264897b5c3653ef82b711d0fc08bed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gad264897b5c3653ef82b711d0fc08bed2">More...</a><br /></td></tr>
<tr class="separator:gad264897b5c3653ef82b711d0fc08bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga9ce4400710cdf6e1ba04667fb42dd6f3">lsm6dso32_fifo_sensor_tag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fifo_tag_t *val)</td></tr>
<tr class="memdesc:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifies the sensor in FIFO_DATA_OUT.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga9ce4400710cdf6e1ba04667fb42dd6f3">More...</a><br /></td></tr>
<tr class="separator:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cecc86e648e0832cdcf59e7f906d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga10cecc86e648e0832cdcf59e7f906d60">lsm6dso32_fifo_pedo_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga10cecc86e648e0832cdcf59e7f906d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">: Enable FIFO batching of pedometer embedded function values.[set]  <a href="group___l_s_m6_d_s_o32__fifo.html#ga10cecc86e648e0832cdcf59e7f906d60">More...</a><br /></td></tr>
<tr class="separator:ga10cecc86e648e0832cdcf59e7f906d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa282b25443ca8a669f173c995f851438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaa282b25443ca8a669f173c995f851438">lsm6dso32_fifo_pedo_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gaa282b25443ca8a669f173c995f851438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching of pedometer embedded function values.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gaa282b25443ca8a669f173c995f851438">More...</a><br /></td></tr>
<tr class="separator:gaa282b25443ca8a669f173c995f851438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga5aa5c6a805d9b37dc70c56596bcf8199">lsm6dso32_sh_batch_slave_0_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga5aa5c6a805d9b37dc70c56596bcf8199">More...</a><br /></td></tr>
<tr class="separator:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba089d9e3e98fb3b5d27db0401efdda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gafba089d9e3e98fb3b5d27db0401efdda">lsm6dso32_sh_batch_slave_0_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gafba089d9e3e98fb3b5d27db0401efdda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gafba089d9e3e98fb3b5d27db0401efdda">More...</a><br /></td></tr>
<tr class="separator:gafba089d9e3e98fb3b5d27db0401efdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaae8f7bfafe4d67d1bba5c4bbd1680135">lsm6dso32_sh_batch_slave_1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gaae8f7bfafe4d67d1bba5c4bbd1680135">More...</a><br /></td></tr>
<tr class="separator:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61149ff288b535addb0dc88d032292c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac61149ff288b535addb0dc88d032292c">lsm6dso32_sh_batch_slave_1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gac61149ff288b535addb0dc88d032292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gac61149ff288b535addb0dc88d032292c">More...</a><br /></td></tr>
<tr class="separator:gac61149ff288b535addb0dc88d032292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">lsm6dso32_sh_batch_slave_2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">More...</a><br /></td></tr>
<tr class="separator:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">lsm6dso32_sh_batch_slave_2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">More...</a><br /></td></tr>
<tr class="separator:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">lsm6dso32_sh_batch_slave_3_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[set].  <a href="group___l_s_m6_d_s_o32__fifo.html#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">More...</a><br /></td></tr>
<tr class="separator:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f4d725de8161d16272b37cf22bd6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga407f4d725de8161d16272b37cf22bd6b">lsm6dso32_sh_batch_slave_3_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga407f4d725de8161d16272b37cf22bd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[get].  <a href="group___l_s_m6_d_s_o32__fifo.html#ga407f4d725de8161d16272b37cf22bd6b">More...</a><br /></td></tr>
<tr class="separator:ga407f4d725de8161d16272b37cf22bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >This section group all the functions concerning the fifo usage. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga5bc392afaea26dcca450b5779c5c63fe" name="ga5bc392afaea26dcca450b5779c5c63fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc392afaea26dcca450b5779c5c63fe">&#9670;&nbsp;</a></span>lsm6dso32_batch_counter_threshold_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_batch_counter_threshold_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Batch data rate counter.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of cnt_bdr_th in reg COUNTER_BDR_REG2 and COUNTER_BDR_REG1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0d49964e007073dd0718633b920f6f33" name="ga0d49964e007073dd0718633b920f6f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d49964e007073dd0718633b920f6f33">&#9670;&nbsp;</a></span>lsm6dso32_batch_counter_threshold_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_batch_counter_threshold_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Batch data rate counter.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of cnt_bdr_th in reg COUNTER_BDR_REG2 and COUNTER_BDR_REG1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac7cab541ac98eed01c548347749a2cd4" name="gac7cab541ac98eed01c548347749a2cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7cab541ac98eed01c548347749a2cd4">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_uncoptr_rate_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable and configure compression algo.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of uncoptr_rate in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gada106a60f09bb26ede9efbe60635fdc8" name="gada106a60f09bb26ede9efbe60635fdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada106a60f09bb26ede9efbe60635fdc8">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_init_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_init_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO compression feature initialization request [get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of FIFO_COMPR_INIT in reg EMB_FUNC_INIT_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad2530faf8fd363a7e7d31bf83e3d415c" name="gad2530faf8fd363a7e7d31bf83e3d415c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2530faf8fd363a7e7d31bf83e3d415c">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_init_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_init_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO compression feature initialization request [set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of FIFO_COMPR_INIT in reg EMB_FUNC_INIT_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga536ff0c4991647b047ae7875dab787dc" name="ga536ff0c4991647b047ae7875dab787dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga536ff0c4991647b047ae7875dab787dc">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_real_time_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_real_time_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables/Disables compression algorithm runtime.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_compr_rt_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ec3271d5c15a8947d383fbb1967c2fa" name="ga2ec3271d5c15a8947d383fbb1967c2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec3271d5c15a8947d383fbb1967c2fa">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_real_time_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_real_time_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables/Disables compression algorithm runtime.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_compr_rt_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga22faf1643b94fde7c9e27d951a7ac80d" name="ga22faf1643b94fde7c9e27d951a7ac80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22faf1643b94fde7c9e27d951a7ac80d">&#9670;&nbsp;</a></span>lsm6dso32_compression_algo_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_compression_algo_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_uncoptr_rate_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable and configure compression algo.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of uncoptr_rate in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd351b2573243322f8e174ffd2892659" name="gacd351b2573243322f8e174ffd2892659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd351b2573243322f8e174ffd2892659">&#9670;&nbsp;</a></span>lsm6dso32_fifo_cnt_event_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_cnt_event_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_trig_counter_bdr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the trigger for the internal counter of batching events between XL and gyro.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of trig_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae0dd66493dd7fd05ea03cbc1a7e85b26" name="gae0dd66493dd7fd05ea03cbc1a7e85b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0dd66493dd7fd05ea03cbc1a7e85b26">&#9670;&nbsp;</a></span>lsm6dso32_fifo_cnt_event_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_cnt_event_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_trig_counter_bdr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the trigger for the internal counter of batching events between XL and gyro.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of trig_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga438c9d57087e77476a0c3dccfe82d061" name="ga438c9d57087e77476a0c3dccfe82d061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438c9d57087e77476a0c3dccfe82d061">&#9670;&nbsp;</a></span>lsm6dso32_fifo_data_level_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_data_level_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of unread sensor data(TAG + 6 bytes) stored in FIFO.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of diff_fifo in reg FIFO_STATUS1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae833f30dabdc466eda2f6de3572567fb" name="gae833f30dabdc466eda2f6de3572567fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae833f30dabdc466eda2f6de3572567fb">&#9670;&nbsp;</a></span>lsm6dso32_fifo_full_flag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_full_flag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smart FIFO full status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_full_ia in reg FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2520dc9e0a1718307dd2dc40f426836e" name="ga2520dc9e0a1718307dd2dc40f426836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2520dc9e0a1718307dd2dc40f426836e">&#9670;&nbsp;</a></span>lsm6dso32_fifo_gy_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_gy_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_gy_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of bdr_gy in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacca0e3ee21b04b8f6fc2245f69bf9150" name="gacca0e3ee21b04b8f6fc2245f69bf9150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacca0e3ee21b04b8f6fc2245f69bf9150">&#9670;&nbsp;</a></span>lsm6dso32_fifo_gy_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_gy_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_gy_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of bdr_gy in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac17290ac1f6610de65df52fb91c6cbe3" name="gac17290ac1f6610de65df52fb91c6cbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac17290ac1f6610de65df52fb91c6cbe3">&#9670;&nbsp;</a></span>lsm6dso32_fifo_mode_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_mode_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fifo_mode_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO mode selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fifo_mode in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9badb71155858e51c48c9082b8e5e97a" name="ga9badb71155858e51c48c9082b8e5e97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9badb71155858e51c48c9082b8e5e97a">&#9670;&nbsp;</a></span>lsm6dso32_fifo_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fifo_mode_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO mode selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_mode in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga41fa48489f72136b6c91c5f346603909" name="ga41fa48489f72136b6c91c5f346603909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41fa48489f72136b6c91c5f346603909">&#9670;&nbsp;</a></span>lsm6dso32_fifo_ovr_flag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_ovr_flag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO overrun status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_over_run_latched in reg FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa282b25443ca8a669f173c995f851438" name="gaa282b25443ca8a669f173c995f851438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa282b25443ca8a669f173c995f851438">&#9670;&nbsp;</a></span>lsm6dso32_fifo_pedo_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_pedo_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching of pedometer embedded function values.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of pedo_fifo_en in reg LSM6DSO32_EMB_FUNC_FIFO_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga10cecc86e648e0832cdcf59e7f906d60" name="ga10cecc86e648e0832cdcf59e7f906d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cecc86e648e0832cdcf59e7f906d60">&#9670;&nbsp;</a></span>lsm6dso32_fifo_pedo_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_pedo_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>: Enable FIFO batching of pedometer embedded function values.[set] </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of gbias_fifo_en in reg LSM6DSO32_EMB_FUNC_FIFO_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9ce4400710cdf6e1ba04667fb42dd6f3" name="ga9ce4400710cdf6e1ba04667fb42dd6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce4400710cdf6e1ba04667fb42dd6f3">&#9670;&nbsp;</a></span>lsm6dso32_fifo_sensor_tag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_sensor_tag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fifo_tag_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Identifies the sensor in FIFO_DATA_OUT.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of tag_sensor in reg FIFO_DATA_OUT_TAG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabe3929e021512d61315c7eff37050526" name="gabe3929e021512d61315c7eff37050526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe3929e021512d61315c7eff37050526">&#9670;&nbsp;</a></span>lsm6dso32_fifo_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_status_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__fifo__status2__t.html">lsm6dso32_fifo_status2_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>registers FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd7e245b31ea1c6c43ea289602b2f216" name="gacd7e245b31ea1c6c43ea289602b2f216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd7e245b31ea1c6c43ea289602b2f216">&#9670;&nbsp;</a></span>lsm6dso32_fifo_stop_on_wtm_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_stop_on_wtm_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensing chain FIFO stop values memorization at threshold level.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of stop_on_wtm in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae041c2b2dad2ca4479b02337991edaaf" name="gae041c2b2dad2ca4479b02337991edaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae041c2b2dad2ca4479b02337991edaaf">&#9670;&nbsp;</a></span>lsm6dso32_fifo_stop_on_wtm_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_stop_on_wtm_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensing chain FIFO stop values memorization at threshold level.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of stop_on_wtm in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafb4b9cce785e8e8922bc9fcde4d08d76" name="gafb4b9cce785e8e8922bc9fcde4d08d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4b9cce785e8e8922bc9fcde4d08d76">&#9670;&nbsp;</a></span>lsm6dso32_fifo_temp_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_temp_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_t_batch_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of odr_t_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4ca001de4754a5ad7e8a8eacb2ec3f47" name="ga4ca001de4754a5ad7e8a8eacb2ec3f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca001de4754a5ad7e8a8eacb2ec3f47">&#9670;&nbsp;</a></span>lsm6dso32_fifo_temp_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_temp_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_t_batch_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odr_t_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1dd0bbd6b3238e97a52e9be5e97e9c4" name="gac1dd0bbd6b3238e97a52e9be5e97e9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1dd0bbd6b3238e97a52e9be5e97e9c4">&#9670;&nbsp;</a></span>lsm6dso32_fifo_timestamp_decimation_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_timestamp_decimation_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_ts_batch_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of odr_ts_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3c229474f184fa203d62977fa724f36" name="gad3c229474f184fa203d62977fa724f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c229474f184fa203d62977fa724f36">&#9670;&nbsp;</a></span>lsm6dso32_fifo_timestamp_decimation_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_timestamp_decimation_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_odr_ts_batch_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odr_ts_batch in reg FIFO_CTRL4 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0000e08c1473ac8b721efbe88774629" name="gad0000e08c1473ac8b721efbe88774629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0000e08c1473ac8b721efbe88774629">&#9670;&nbsp;</a></span>lsm6dso32_fifo_virtual_sens_odr_chg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_virtual_sens_odr_chg_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables ODR CHANGE virtual sensor to be batched in FIFO.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odrchg_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47bd98c25c875d52e070e2f3530c0159" name="ga47bd98c25c875d52e070e2f3530c0159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bd98c25c875d52e070e2f3530c0159">&#9670;&nbsp;</a></span>lsm6dso32_fifo_virtual_sens_odr_chg_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_virtual_sens_odr_chg_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables ODR CHANGE virtual sensor to be batched in FIFO.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of odrchg_en in reg FIFO_CTRL2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga80428797213c5c1d98a06748153c5669" name="ga80428797213c5c1d98a06748153c5669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80428797213c5c1d98a06748153c5669">&#9670;&nbsp;</a></span>lsm6dso32_fifo_watermark_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_watermark_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark level selection.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wtm in reg FIFO_CTRL1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae57b9e4d815991403675a7c0e7dae3e2" name="gae57b9e4d815991403675a7c0e7dae3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57b9e4d815991403675a7c0e7dae3e2">&#9670;&nbsp;</a></span>lsm6dso32_fifo_watermark_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_watermark_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark level selection.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of wtm in reg FIFO_CTRL1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad264897b5c3653ef82b711d0fc08bed2" name="gad264897b5c3653ef82b711d0fc08bed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad264897b5c3653ef82b711d0fc08bed2">&#9670;&nbsp;</a></span>lsm6dso32_fifo_wtm_flag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_wtm_flag_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark status.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fifo_wtm_ia in reg FIFO_STATUS2 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8f06e756ece7144d4f79f4afb8c31f7a" name="ga8f06e756ece7144d4f79f4afb8c31f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f06e756ece7144d4f79f4afb8c31f7a">&#9670;&nbsp;</a></span>lsm6dso32_fifo_xl_batch_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_xl_batch_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_xl_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of bdr_xl in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga34ed9ab2ac419da6c8226a9d91a318a5" name="ga34ed9ab2ac419da6c8226a9d91a318a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ed9ab2ac419da6c8226a9d91a318a5">&#9670;&nbsp;</a></span>lsm6dso32_fifo_xl_batch_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fifo_xl_batch_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_bdr_xl_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of bdr_xl in reg FIFO_CTRL3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0bd32bd1f6619f352ee385f3a35cf14e" name="ga0bd32bd1f6619f352ee385f3a35cf14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bd32bd1f6619f352ee385f3a35cf14e">&#9670;&nbsp;</a></span>lsm6dso32_rst_batch_counter_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_rst_batch_counter_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the internal counter of batching events for a single sensor. This bit is automatically reset to zero if it was set to ‘1’.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of rst_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga67a288fffb407bc56cb4561288751c24" name="ga67a288fffb407bc56cb4561288751c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a288fffb407bc56cb4561288751c24">&#9670;&nbsp;</a></span>lsm6dso32_rst_batch_counter_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_rst_batch_counter_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the internal counter of batching vents for a single sensor. This bit is automatically reset to zero if it was set to ‘1’.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of rst_counter_bdr in reg COUNTER_BDR_REG1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafba089d9e3e98fb3b5d27db0401efdda" name="gafba089d9e3e98fb3b5d27db0401efdda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba089d9e3e98fb3b5d27db0401efdda">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_0_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_0_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of first slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_0_en in reg SLV0_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5aa5c6a805d9b37dc70c56596bcf8199" name="ga5aa5c6a805d9b37dc70c56596bcf8199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aa5c6a805d9b37dc70c56596bcf8199">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_0_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_0_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of first slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_0_en in reg SLV0_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac61149ff288b535addb0dc88d032292c" name="gac61149ff288b535addb0dc88d032292c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac61149ff288b535addb0dc88d032292c">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_1_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_1_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of second slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_1_en in reg SLV1_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaae8f7bfafe4d67d1bba5c4bbd1680135" name="gaae8f7bfafe4d67d1bba5c4bbd1680135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8f7bfafe4d67d1bba5c4bbd1680135">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_1_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_1_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of second slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_1_en in reg SLV1_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae75bd0c36d1ec12ddd4e6ec58ffd27cb" name="gae75bd0c36d1ec12ddd4e6ec58ffd27cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_2_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_2_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of third slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_2_en in reg SLV2_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9e6911c1c1af0c9f6f1132fcc0aaddeb" name="ga9e6911c1c1af0c9f6f1132fcc0aaddeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_2_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_2_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of third slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_2_en in reg SLV2_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga407f4d725de8161d16272b37cf22bd6b" name="ga407f4d725de8161d16272b37cf22bd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407f4d725de8161d16272b37cf22bd6b">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_3_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_3_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of fourth slave.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_3_en in reg SLV3_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d" name="gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">&#9670;&nbsp;</a></span>lsm6dso32_sh_batch_slave_3_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_sh_batch_slave_3_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO batching data of fourth slave.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of batch_ext_sens_3_en in reg SLV3_CONFIG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
