# ğŸµ Audio Filtering using FIR Filter (FPGA Implementation)

## ğŸ“Œ Overview
This project implements an **Audio Filter using FIR filters** on a **Xilinx Zedboard**.  
The system supports **Low-pass, High-pass, and Band-pass filtering** of real audio signals.  

Designed using:
- MATLAB & Simulink (Filter design & HDL Workflow Advisor)
- Vivado (Reference design & integration)
- Verilog (HDL code generated & tested)
- Zedboard with ADAU1761 Audio Codec

---
## ğŸ“‚ Repository Structure
```bash
FIR-Audio-Filter/
â”‚â”€â”€ src/              # Verilog source files (generated from MATLAB HDL Coder)
â”‚   â”œâ”€â”€ Audio_Filter_IP_src_Biquad_Filter_LPF.v
â”‚   â”œâ”€â”€ Audio_Filter_IP_src_Biquad_Filter_HPF.v
â”‚   â”œâ”€â”€ Audio_Filter_IP_src_Biquad_Filter_BPF.v
â”‚   â”œâ”€â”€ Audio_Filter_IP_src_Filter_block.v
â”‚   â””â”€â”€ ...
â”‚
â”‚â”€â”€ docs/             # Documentation & diagrams
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ system_architecture.png
â”‚   â”œâ”€â”€ output_waveform.png
â”‚   â””â”€â”€ zedboard_setup.png
â”‚
â”‚â”€â”€ results/          # Simulation and FPGA output
â”‚   â”œâ”€â”€ simulation_waveforms.png
â”‚   â”œâ”€â”€ test_results.txt
â”‚   â””â”€â”€ demo_ui.png
â”‚
â””â”€â”€ README.md         # Project documentation
```

## ğŸ› ï¸ Features
- FIR-based **Biquad Filter Implementation**
- Supports **Low-pass, High-pass, Band-pass**
- **User Interface (MATLAB GUI)** for filter selection
- Real-time audio playback through headphone jack
- FPGA-controlled **LED indicators** for filter selection:
  - LD0 â†’ Pass-through  
  - LD1 â†’ Low-pass filter  
  - LD2 â†’ Band-pass filter  
  - LD3 â†’ High-pass filter  

---

## ğŸ–¼ï¸ Block Diagrams & Architecture
| System Block Diagram | FPGA Integration | Audio Output |
|----------------------|------------------|--------------|
| ![Block](docs/block_diagram.png) | ![Architecture](docs/system_architecture.png) | ![Waveform](docs/output_waveform.png) |

---

## ğŸ”§ Implementation Steps
1. **Filter Design** in MATLAB/Simulink (LPF, HPF, BPF)  
2. **Generate HDL IP** using HDL Workflow Advisor  
3. **Integrate with Vivado** (AXI4-Stream Audio Reference Design)  
4. **ARM Executable Generation** for FPGA tuning  
5. **FPGA Deployment** on Zedboard  
6. **Audio Output Verification** using earphones/speakers  

---

## ğŸ“‚ Verilog Source Files
- `Audio_Filter_IP_src_Biquad_Filter_LPF.v`
- `Audio_Filter_IP_src_Biquad_Filter_HPF.v`
- `Audio_Filter_IP_src_Biquad_Filter_BPF.v`
- `Audio_Filter_IP_src_Filter_block.v`
- `Audio_Filter_IP_src_Data_Type_Conversion.v`

---

## ğŸ“Š Results
- FIR filter successfully implemented on Zedboard  
- Audio processed with selectable LPF, HPF, BPF  
- Filter coefficients generated via MATLAB  
- Verified using real audio playback and simulation  

---
  

