-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_we1 : OUT STD_LOGIC;
    C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.115500,HLS_SYN_LAT=26691,HLS_SYN_TPT=none,HLS_SYN_MEM=49,HLS_SYN_DSP=0,HLS_SYN_FF=32395,HLS_SYN_LUT=29058,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_row_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal denom_row_ce0 : STD_LOGIC;
    signal denom_row_we0 : STD_LOGIC;
    signal denom_row_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        denom_row_ce0 : OUT STD_LOGIC;
        denom_row_we0 : OUT STD_LOGIC;
        denom_row_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_1_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_2_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_3_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_4_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_5_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_6_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_7_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_8_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_9_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_10_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_11_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_12_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_13_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_14_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_15_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_16_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_17_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_18_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_19_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_20_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_21_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_22_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_23_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_24_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_25_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_26_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_27_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_28_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_29_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_30_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_31_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_32_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_33_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_34_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_35_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_36_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_37_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_38_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_39_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_40_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_41_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_42_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_43_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_44_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_45_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_46_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_47_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_48_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_49_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_50_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_51_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_52_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_53_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_54_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_55_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_56_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_57_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_58_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_59_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_60_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_61_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_62_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_63_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_load_out_ap_vld : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        denom_row_ce0 : OUT STD_LOGIC;
        denom_row_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_63_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_63_out_ap_vld : OUT STD_LOGIC;
        scale_62_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_62_out_ap_vld : OUT STD_LOGIC;
        scale_61_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_61_out_ap_vld : OUT STD_LOGIC;
        scale_60_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_60_out_ap_vld : OUT STD_LOGIC;
        scale_59_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_59_out_ap_vld : OUT STD_LOGIC;
        scale_58_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_58_out_ap_vld : OUT STD_LOGIC;
        scale_57_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_57_out_ap_vld : OUT STD_LOGIC;
        scale_56_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_56_out_ap_vld : OUT STD_LOGIC;
        scale_55_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_55_out_ap_vld : OUT STD_LOGIC;
        scale_54_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_54_out_ap_vld : OUT STD_LOGIC;
        scale_53_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_53_out_ap_vld : OUT STD_LOGIC;
        scale_52_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_52_out_ap_vld : OUT STD_LOGIC;
        scale_51_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_51_out_ap_vld : OUT STD_LOGIC;
        scale_50_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_50_out_ap_vld : OUT STD_LOGIC;
        scale_49_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_49_out_ap_vld : OUT STD_LOGIC;
        scale_48_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_48_out_ap_vld : OUT STD_LOGIC;
        scale_47_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_47_out_ap_vld : OUT STD_LOGIC;
        scale_46_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_46_out_ap_vld : OUT STD_LOGIC;
        scale_45_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_45_out_ap_vld : OUT STD_LOGIC;
        scale_44_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_44_out_ap_vld : OUT STD_LOGIC;
        scale_43_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_43_out_ap_vld : OUT STD_LOGIC;
        scale_42_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_42_out_ap_vld : OUT STD_LOGIC;
        scale_41_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_41_out_ap_vld : OUT STD_LOGIC;
        scale_40_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_40_out_ap_vld : OUT STD_LOGIC;
        scale_39_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_39_out_ap_vld : OUT STD_LOGIC;
        scale_38_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_38_out_ap_vld : OUT STD_LOGIC;
        scale_37_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_37_out_ap_vld : OUT STD_LOGIC;
        scale_36_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_36_out_ap_vld : OUT STD_LOGIC;
        scale_35_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_35_out_ap_vld : OUT STD_LOGIC;
        scale_34_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_34_out_ap_vld : OUT STD_LOGIC;
        scale_33_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_33_out_ap_vld : OUT STD_LOGIC;
        scale_32_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_32_out_ap_vld : OUT STD_LOGIC;
        scale_31_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_31_out_ap_vld : OUT STD_LOGIC;
        scale_30_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_30_out_ap_vld : OUT STD_LOGIC;
        scale_29_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_29_out_ap_vld : OUT STD_LOGIC;
        scale_28_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_28_out_ap_vld : OUT STD_LOGIC;
        scale_27_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_27_out_ap_vld : OUT STD_LOGIC;
        scale_26_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_26_out_ap_vld : OUT STD_LOGIC;
        scale_25_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_25_out_ap_vld : OUT STD_LOGIC;
        scale_24_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_24_out_ap_vld : OUT STD_LOGIC;
        scale_23_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_23_out_ap_vld : OUT STD_LOGIC;
        scale_22_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_22_out_ap_vld : OUT STD_LOGIC;
        scale_21_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_21_out_ap_vld : OUT STD_LOGIC;
        scale_20_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_20_out_ap_vld : OUT STD_LOGIC;
        scale_19_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_19_out_ap_vld : OUT STD_LOGIC;
        scale_18_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_18_out_ap_vld : OUT STD_LOGIC;
        scale_17_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_17_out_ap_vld : OUT STD_LOGIC;
        scale_16_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_16_out_ap_vld : OUT STD_LOGIC;
        scale_15_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_15_out_ap_vld : OUT STD_LOGIC;
        scale_14_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_14_out_ap_vld : OUT STD_LOGIC;
        scale_13_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_13_out_ap_vld : OUT STD_LOGIC;
        scale_12_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_12_out_ap_vld : OUT STD_LOGIC;
        scale_11_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_11_out_ap_vld : OUT STD_LOGIC;
        scale_10_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_10_out_ap_vld : OUT STD_LOGIC;
        scale_9_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_9_out_ap_vld : OUT STD_LOGIC;
        scale_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_8_out_ap_vld : OUT STD_LOGIC;
        scale_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_7_out_ap_vld : OUT STD_LOGIC;
        scale_6_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_6_out_ap_vld : OUT STD_LOGIC;
        scale_5_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_5_out_ap_vld : OUT STD_LOGIC;
        scale_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_4_out_ap_vld : OUT STD_LOGIC;
        scale_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_3_out_ap_vld : OUT STD_LOGIC;
        scale_2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_2_out_ap_vld : OUT STD_LOGIC;
        scale_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_1_out_ap_vld : OUT STD_LOGIC;
        scale_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_we0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        C_ce1 : OUT STD_LOGIC;
        C_we1 : OUT STD_LOGIC;
        C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_denom_row_RAM_1P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0);

    denom_row_U : component top_kernel_denom_row_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => denom_row_address0,
        ce0 => denom_row_ce0,
        we0 => denom_row_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_d0,
        q0 => denom_row_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0);

    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_ready,
        A_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_address0,
        A_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_ce0,
        A_q0 => A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0,
        denom_row_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0,
        denom_row_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0,
        denom_row_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0,
        denom_row_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_ready,
        col_sum_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out,
        col_sum_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out_ap_vld,
        col_sum_1_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out,
        col_sum_1_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out_ap_vld,
        col_sum_2_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out,
        col_sum_2_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out_ap_vld,
        col_sum_3_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out,
        col_sum_3_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out_ap_vld,
        col_sum_4_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out,
        col_sum_4_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out_ap_vld,
        col_sum_5_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out,
        col_sum_5_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out_ap_vld,
        col_sum_6_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out,
        col_sum_6_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out_ap_vld,
        col_sum_7_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out,
        col_sum_7_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out_ap_vld,
        col_sum_8_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out,
        col_sum_8_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out_ap_vld,
        col_sum_9_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out,
        col_sum_9_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out_ap_vld,
        col_sum_10_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out,
        col_sum_10_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out_ap_vld,
        col_sum_11_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out,
        col_sum_11_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out_ap_vld,
        col_sum_12_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out,
        col_sum_12_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out_ap_vld,
        col_sum_13_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out,
        col_sum_13_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out_ap_vld,
        col_sum_14_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out,
        col_sum_14_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out_ap_vld,
        col_sum_15_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out,
        col_sum_15_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out_ap_vld,
        col_sum_16_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out,
        col_sum_16_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out_ap_vld,
        col_sum_17_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out,
        col_sum_17_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out_ap_vld,
        col_sum_18_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out,
        col_sum_18_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out_ap_vld,
        col_sum_19_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out,
        col_sum_19_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out_ap_vld,
        col_sum_20_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out,
        col_sum_20_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out_ap_vld,
        col_sum_21_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out,
        col_sum_21_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out_ap_vld,
        col_sum_22_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out,
        col_sum_22_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out_ap_vld,
        col_sum_23_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out,
        col_sum_23_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out_ap_vld,
        col_sum_24_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out,
        col_sum_24_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out_ap_vld,
        col_sum_25_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out,
        col_sum_25_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out_ap_vld,
        col_sum_26_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out,
        col_sum_26_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out_ap_vld,
        col_sum_27_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out,
        col_sum_27_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out_ap_vld,
        col_sum_28_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out,
        col_sum_28_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out_ap_vld,
        col_sum_29_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out,
        col_sum_29_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out_ap_vld,
        col_sum_30_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out,
        col_sum_30_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out_ap_vld,
        col_sum_31_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out,
        col_sum_31_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out_ap_vld,
        col_sum_32_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out,
        col_sum_32_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out_ap_vld,
        col_sum_33_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out,
        col_sum_33_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out_ap_vld,
        col_sum_34_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out,
        col_sum_34_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out_ap_vld,
        col_sum_35_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out,
        col_sum_35_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out_ap_vld,
        col_sum_36_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out,
        col_sum_36_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out_ap_vld,
        col_sum_37_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out,
        col_sum_37_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out_ap_vld,
        col_sum_38_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out,
        col_sum_38_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out_ap_vld,
        col_sum_39_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out,
        col_sum_39_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out_ap_vld,
        col_sum_40_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out,
        col_sum_40_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out_ap_vld,
        col_sum_41_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out,
        col_sum_41_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out_ap_vld,
        col_sum_42_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out,
        col_sum_42_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out_ap_vld,
        col_sum_43_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out,
        col_sum_43_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out_ap_vld,
        col_sum_44_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out,
        col_sum_44_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out_ap_vld,
        col_sum_45_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out,
        col_sum_45_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out_ap_vld,
        col_sum_46_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out,
        col_sum_46_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out_ap_vld,
        col_sum_47_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out,
        col_sum_47_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out_ap_vld,
        col_sum_48_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out,
        col_sum_48_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out_ap_vld,
        col_sum_49_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out,
        col_sum_49_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out_ap_vld,
        col_sum_50_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out,
        col_sum_50_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out_ap_vld,
        col_sum_51_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out,
        col_sum_51_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out_ap_vld,
        col_sum_52_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out,
        col_sum_52_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out_ap_vld,
        col_sum_53_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out,
        col_sum_53_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out_ap_vld,
        col_sum_54_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out,
        col_sum_54_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out_ap_vld,
        col_sum_55_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out,
        col_sum_55_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out_ap_vld,
        col_sum_56_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out,
        col_sum_56_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out_ap_vld,
        col_sum_57_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out,
        col_sum_57_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out_ap_vld,
        col_sum_58_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out,
        col_sum_58_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out_ap_vld,
        col_sum_59_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out,
        col_sum_59_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out_ap_vld,
        col_sum_60_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out,
        col_sum_60_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out_ap_vld,
        col_sum_61_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out,
        col_sum_61_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out_ap_vld,
        col_sum_62_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out,
        col_sum_62_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out_ap_vld,
        col_sum_63_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out,
        col_sum_63_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        denom_row_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0,
        denom_row_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0,
        denom_row_q0 => denom_row_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_ready,
        col_sum_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out,
        col_sum_8_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out,
        col_sum_16_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out,
        col_sum_24_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out,
        col_sum_32_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out,
        col_sum_40_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out,
        col_sum_48_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out,
        col_sum_56_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out,
        col_sum_1_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out,
        col_sum_9_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out,
        col_sum_17_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out,
        col_sum_25_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out,
        col_sum_33_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out,
        col_sum_41_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out,
        col_sum_49_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out,
        col_sum_57_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out,
        col_sum_2_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out,
        col_sum_10_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out,
        col_sum_18_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out,
        col_sum_26_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out,
        col_sum_34_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out,
        col_sum_42_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out,
        col_sum_50_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out,
        col_sum_58_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out,
        col_sum_3_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out,
        col_sum_11_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out,
        col_sum_19_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out,
        col_sum_27_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out,
        col_sum_35_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out,
        col_sum_43_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out,
        col_sum_51_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out,
        col_sum_59_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out,
        col_sum_4_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out,
        col_sum_12_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out,
        col_sum_20_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out,
        col_sum_28_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out,
        col_sum_36_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out,
        col_sum_44_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out,
        col_sum_52_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out,
        col_sum_60_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out,
        col_sum_5_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out,
        col_sum_13_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out,
        col_sum_21_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out,
        col_sum_29_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out,
        col_sum_37_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out,
        col_sum_45_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out,
        col_sum_53_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out,
        col_sum_61_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out,
        col_sum_6_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out,
        col_sum_14_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out,
        col_sum_22_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out,
        col_sum_30_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out,
        col_sum_38_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out,
        col_sum_46_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out,
        col_sum_54_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out,
        col_sum_62_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out,
        col_sum_7_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out,
        col_sum_15_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out,
        col_sum_23_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out,
        col_sum_31_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out,
        col_sum_39_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out,
        col_sum_47_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out,
        col_sum_55_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out,
        col_sum_63_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out,
        scale_63_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out,
        scale_63_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out_ap_vld,
        scale_62_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out,
        scale_62_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out_ap_vld,
        scale_61_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out,
        scale_61_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out_ap_vld,
        scale_60_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out,
        scale_60_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out_ap_vld,
        scale_59_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out,
        scale_59_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out_ap_vld,
        scale_58_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out,
        scale_58_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out_ap_vld,
        scale_57_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out,
        scale_57_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out_ap_vld,
        scale_56_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out,
        scale_56_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out_ap_vld,
        scale_55_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out,
        scale_55_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out_ap_vld,
        scale_54_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out,
        scale_54_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out_ap_vld,
        scale_53_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out,
        scale_53_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out_ap_vld,
        scale_52_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out,
        scale_52_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out_ap_vld,
        scale_51_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out,
        scale_51_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out_ap_vld,
        scale_50_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out,
        scale_50_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out_ap_vld,
        scale_49_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out,
        scale_49_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out_ap_vld,
        scale_48_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out,
        scale_48_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out_ap_vld,
        scale_47_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out,
        scale_47_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out_ap_vld,
        scale_46_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out,
        scale_46_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out_ap_vld,
        scale_45_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out,
        scale_45_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out_ap_vld,
        scale_44_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out,
        scale_44_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out_ap_vld,
        scale_43_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out,
        scale_43_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out_ap_vld,
        scale_42_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out,
        scale_42_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out_ap_vld,
        scale_41_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out,
        scale_41_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out_ap_vld,
        scale_40_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out,
        scale_40_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out_ap_vld,
        scale_39_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out,
        scale_39_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out_ap_vld,
        scale_38_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out,
        scale_38_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out_ap_vld,
        scale_37_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out,
        scale_37_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out_ap_vld,
        scale_36_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out,
        scale_36_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out_ap_vld,
        scale_35_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out,
        scale_35_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out_ap_vld,
        scale_34_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out,
        scale_34_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out_ap_vld,
        scale_33_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out,
        scale_33_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out_ap_vld,
        scale_32_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out,
        scale_32_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out_ap_vld,
        scale_31_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out,
        scale_31_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out_ap_vld,
        scale_30_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out,
        scale_30_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out_ap_vld,
        scale_29_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out,
        scale_29_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out_ap_vld,
        scale_28_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out,
        scale_28_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out_ap_vld,
        scale_27_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out,
        scale_27_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out_ap_vld,
        scale_26_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out,
        scale_26_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out_ap_vld,
        scale_25_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out,
        scale_25_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out_ap_vld,
        scale_24_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out,
        scale_24_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out_ap_vld,
        scale_23_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out,
        scale_23_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out_ap_vld,
        scale_22_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out,
        scale_22_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out_ap_vld,
        scale_21_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out,
        scale_21_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out_ap_vld,
        scale_20_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out,
        scale_20_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out_ap_vld,
        scale_19_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out,
        scale_19_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out_ap_vld,
        scale_18_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out,
        scale_18_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out_ap_vld,
        scale_17_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out,
        scale_17_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out_ap_vld,
        scale_16_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out,
        scale_16_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out_ap_vld,
        scale_15_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out,
        scale_15_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out_ap_vld,
        scale_14_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out,
        scale_14_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out_ap_vld,
        scale_13_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out,
        scale_13_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out_ap_vld,
        scale_12_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out,
        scale_12_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out_ap_vld,
        scale_11_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out,
        scale_11_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out_ap_vld,
        scale_10_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out,
        scale_10_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out_ap_vld,
        scale_9_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out,
        scale_9_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out_ap_vld,
        scale_8_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out,
        scale_8_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out_ap_vld,
        scale_7_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out,
        scale_7_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out_ap_vld,
        scale_6_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out,
        scale_6_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out_ap_vld,
        scale_5_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out,
        scale_5_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out_ap_vld,
        scale_4_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out,
        scale_4_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out_ap_vld,
        scale_3_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out,
        scale_3_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out_ap_vld,
        scale_2_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out,
        scale_2_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out_ap_vld,
        scale_1_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out,
        scale_1_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out_ap_vld,
        scale_out => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out,
        scale_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out_ap_vld);

    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_ready,
        C_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address0,
        C_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce0,
        C_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we0,
        C_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d0,
        C_address1 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address1,
        C_ce1 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce1,
        C_we1 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we1,
        C_d1 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d1,
        scale_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out,
        scale_2_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out,
        scale_4_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out,
        scale_6_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out,
        scale_8_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out,
        scale_10_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out,
        scale_12_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out,
        scale_14_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out,
        scale_16_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out,
        scale_18_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out,
        scale_20_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out,
        scale_22_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out,
        scale_24_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out,
        scale_26_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out,
        scale_28_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out,
        scale_30_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out,
        scale_32_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out,
        scale_34_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out,
        scale_36_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out,
        scale_38_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out,
        scale_40_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out,
        scale_42_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out,
        scale_44_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out,
        scale_46_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out,
        scale_48_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out,
        scale_50_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out,
        scale_52_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out,
        scale_54_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out,
        scale_56_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out,
        scale_58_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out,
        scale_60_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out,
        scale_62_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out,
        scale_1_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out,
        scale_3_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out,
        scale_5_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out,
        scale_7_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out,
        scale_9_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out,
        scale_11_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out,
        scale_13_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out,
        scale_15_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out,
        scale_17_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out,
        scale_19_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out,
        scale_21_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out,
        scale_23_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out,
        scale_25_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out,
        scale_27_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out,
        scale_29_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out,
        scale_31_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out,
        scale_33_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out,
        scale_35_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out,
        scale_37_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out,
        scale_39_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out,
        scale_41_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out,
        scale_43_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out,
        scale_45_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out,
        scale_47_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out,
        scale_49_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out,
        scale_51_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out,
        scale_53_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out,
        scale_55_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out,
        scale_57_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out,
        scale_59_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out,
        scale_61_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out,
        scale_63_reload => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    A_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_address0;
    A_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_ce0;
    C_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address0;
    C_address1 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address1;
    C_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce0;
    C_ce1 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce1;
    C_d0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d0;
    C_d1 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d1;
    C_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we0;
    C_we1 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we1;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    denom_row_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            denom_row_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            denom_row_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0;
        else 
            denom_row_address0 <= "XXXXXXXX";
        end if; 
    end process;


    denom_row_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            denom_row_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            denom_row_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0;
        else 
            denom_row_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    denom_row_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            denom_row_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0;
        else 
            denom_row_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
