<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Fri Oct 28 23:31:22 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.47, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1844411, 49295063, 1844412, 49295064, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_max_pool_fu_309">dut_max_pool, 5860, 43908, 5860, 43908, none</column>
<column name="grp_dut_conv_fu_335">dut_conv, 33057, 23643201, 33057, 23643201, none</column>
<column name="grp_dut_reshape_fu_395">dut_reshape, 256, 256, 256, 256, none</column>
<column name="grp_dut_dense_fu_401">dut_dense, 33491, 33491, 33491, 33491, none</column>
<column name="grp_dut_dense_1_fu_411">dut_dense_1, 1709313, 1709313, 1709313, 1709313, none</column>
<column name="grp_dut_pad_fu_421">dut_pad, 11604, 88738, 11604, 88738, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">272, 272, 34, -, -, 8, no</column>
<column name=" + Loop 1.1">32, 32, 1, -, -, 32, no</column>
<column name="- Loop 2">18, 18, 2, -, -, 9, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 63</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">12, 45, 8801, 32903</column>
<column name="Memory">32, -, 16, 88</column>
<column name="Multiplexer">-, -, -, 647</column>
<column name="Register">-, -, 121, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">15, 20, 8, 63</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_conv_fu_335">dut_conv, 2, 21, 4977, 5616</column>
<column name="grp_dut_dense_fu_401">dut_dense, 1, 5, 1048, 1876</column>
<column name="grp_dut_dense_1_fu_411">dut_dense_1, 9, 5, 1006, 1803</column>
<column name="grp_dut_max_pool_fu_309">dut_max_pool, 0, 9, 1059, 18908</column>
<column name="grp_dut_pad_fu_421">dut_pad, 0, 5, 454, 584</column>
<column name="grp_dut_reshape_fu_395">dut_reshape, 0, 0, 257, 4116</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_0_U">dut_input_0, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_1_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_2_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_3_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_4_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_5_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_6_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="input_7_U">dut_input_1, 0, 2, 11, 648, 1, 1, 648</column>
<column name="mem_conv1_0_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_1_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_2_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_3_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_4_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_5_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_6_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv1_7_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_0_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_1_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_2_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_3_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_4_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_5_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_6_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="mem_conv2_7_U">dut_mem_conv1_0, 1, 0, 0, 648, 1, 1, 648</column>
<column name="threshold1_V_0_U">dut_threshold1_V_0, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_1_U">dut_threshold1_V_1, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_2_U">dut_threshold1_V_2, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_3_U">dut_threshold1_V_3, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_4_U">dut_threshold1_V_4, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_5_U">dut_threshold1_V_5, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_6_U">dut_threshold1_V_6, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold1_V_7_U">dut_threshold1_V_7, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_4_U">dut_threshold1_V_7, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_5_U">dut_threshold1_V_7, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_6_U">dut_threshold1_V_7, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_7_U">dut_threshold1_V_7, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_0_U">dut_threshold2_V_0, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_1_U">dut_threshold2_V_1, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_2_U">dut_threshold2_V_2, 1, 0, 0, 648, 8, 1, 5184</column>
<column name="threshold2_V_3_U">dut_threshold2_V_3, 1, 0, 0, 648, 8, 1, 5184</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_453_p2">+, 0, 0, 4, 4, 1</column>
<column name="i_3_fu_524_p2">+, 0, 0, 4, 4, 1</column>
<column name="j_fu_485_p2">+, 0, 0, 6, 6, 1</column>
<column name="tmp_7_fu_499_p2">+, 0, 0, 8, 8, 8</column>
<column name="ap_sig_204">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_225">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_447_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_fu_479_p2">icmp, 0, 0, 3, 6, 7</column>
<column name="exitcond_i_fu_513_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="phitmp_i_fu_530_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Hi_assign_reg_274">6, 2, 6, 12</column>
<column name="ap_NS_fsm">18, 23, 1, 23</column>
<column name="grp_dut_conv_fu_335_I">6, 3, 6, 18</column>
<column name="grp_dut_conv_fu_335_L">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_M">7, 3, 7, 21</column>
<column name="grp_dut_conv_fu_335_N">7, 3, 7, 21</column>
<column name="grp_dut_conv_fu_335_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_2_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_3_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_4_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_5_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_6_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_input_7_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_335_threshold_0_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_1_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_2_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_3_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_4_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_5_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_6_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_335_threshold_7_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_max_pool_fu_309_I">6, 3, 6, 18</column>
<column name="grp_dut_max_pool_fu_309_M">7, 3, 7, 21</column>
<column name="grp_dut_max_pool_fu_309_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_0_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_1_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_2_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_2_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_3_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_3_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_4_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_4_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_5_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_5_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_6_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_6_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_7_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_309_input_7_q1">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_I">6, 3, 6, 18</column>
<column name="grp_dut_pad_fu_421_M">7, 3, 7, 21</column>
<column name="grp_dut_pad_fu_421_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_2_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_3_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_4_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_5_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_6_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_421_input_7_q0">1, 3, 1, 3</column>
<column name="i_reg_263">4, 2, 4, 8</column>
<column name="input_0_address0">10, 3, 10, 30</column>
<column name="input_0_ce0">1, 3, 1, 3</column>
<column name="max_id_V_reg_298">4, 2, 4, 8</column>
<column name="mem_conv1_0_address0">20, 11, 10, 110</column>
<column name="mem_conv1_0_address1">10, 4, 10, 40</column>
<column name="mem_conv1_0_ce0">4, 11, 1, 11</column>
<column name="mem_conv1_0_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_0_d0">1, 6, 1, 6</column>
<column name="mem_conv1_0_d1">1, 3, 1, 3</column>
<column name="mem_conv1_0_we0">1, 6, 1, 6</column>
<column name="mem_conv1_0_we1">1, 3, 1, 3</column>
<column name="mem_conv1_1_address0">10, 7, 10, 70</column>
<column name="mem_conv1_1_address1">10, 3, 10, 30</column>
<column name="mem_conv1_1_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_1_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_1_d0">1, 4, 1, 4</column>
<column name="mem_conv1_1_we0">1, 4, 1, 4</column>
<column name="mem_conv1_1_we1">1, 2, 1, 2</column>
<column name="mem_conv1_2_address0">10, 7, 10, 70</column>
<column name="mem_conv1_2_address1">10, 3, 10, 30</column>
<column name="mem_conv1_2_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_2_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_2_d0">1, 4, 1, 4</column>
<column name="mem_conv1_2_we0">1, 4, 1, 4</column>
<column name="mem_conv1_2_we1">1, 2, 1, 2</column>
<column name="mem_conv1_3_address0">10, 7, 10, 70</column>
<column name="mem_conv1_3_address1">10, 3, 10, 30</column>
<column name="mem_conv1_3_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_3_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_3_d0">1, 4, 1, 4</column>
<column name="mem_conv1_3_we0">1, 4, 1, 4</column>
<column name="mem_conv1_3_we1">1, 2, 1, 2</column>
<column name="mem_conv1_4_address0">10, 7, 10, 70</column>
<column name="mem_conv1_4_address1">10, 3, 10, 30</column>
<column name="mem_conv1_4_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_4_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_4_d0">1, 4, 1, 4</column>
<column name="mem_conv1_4_we0">1, 4, 1, 4</column>
<column name="mem_conv1_4_we1">1, 2, 1, 2</column>
<column name="mem_conv1_5_address0">10, 7, 10, 70</column>
<column name="mem_conv1_5_address1">10, 3, 10, 30</column>
<column name="mem_conv1_5_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_5_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_5_d0">1, 4, 1, 4</column>
<column name="mem_conv1_5_we0">1, 4, 1, 4</column>
<column name="mem_conv1_5_we1">1, 2, 1, 2</column>
<column name="mem_conv1_6_address0">10, 7, 10, 70</column>
<column name="mem_conv1_6_address1">10, 3, 10, 30</column>
<column name="mem_conv1_6_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_6_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_6_d0">1, 4, 1, 4</column>
<column name="mem_conv1_6_we0">1, 4, 1, 4</column>
<column name="mem_conv1_6_we1">1, 2, 1, 2</column>
<column name="mem_conv1_7_address0">10, 7, 10, 70</column>
<column name="mem_conv1_7_address1">10, 3, 10, 30</column>
<column name="mem_conv1_7_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_7_ce1">1, 3, 1, 3</column>
<column name="mem_conv1_7_d0">1, 4, 1, 4</column>
<column name="mem_conv1_7_we0">1, 4, 1, 4</column>
<column name="mem_conv1_7_we1">1, 2, 1, 2</column>
<column name="mem_conv2_0_address0">20, 9, 10, 90</column>
<column name="mem_conv2_0_address1">10, 4, 10, 40</column>
<column name="mem_conv2_0_ce0">4, 9, 1, 9</column>
<column name="mem_conv2_0_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_0_d0">1, 5, 1, 5</column>
<column name="mem_conv2_0_we0">1, 5, 1, 5</column>
<column name="mem_conv2_0_we1">1, 2, 1, 2</column>
<column name="mem_conv2_1_address0">10, 6, 10, 60</column>
<column name="mem_conv2_1_address1">10, 3, 10, 30</column>
<column name="mem_conv2_1_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_1_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_1_d0">1, 4, 1, 4</column>
<column name="mem_conv2_1_we0">1, 4, 1, 4</column>
<column name="mem_conv2_1_we1">1, 2, 1, 2</column>
<column name="mem_conv2_2_address0">10, 6, 10, 60</column>
<column name="mem_conv2_2_address1">10, 3, 10, 30</column>
<column name="mem_conv2_2_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_2_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_2_d0">1, 4, 1, 4</column>
<column name="mem_conv2_2_we0">1, 4, 1, 4</column>
<column name="mem_conv2_2_we1">1, 2, 1, 2</column>
<column name="mem_conv2_3_address0">10, 6, 10, 60</column>
<column name="mem_conv2_3_address1">10, 3, 10, 30</column>
<column name="mem_conv2_3_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_3_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_3_d0">1, 4, 1, 4</column>
<column name="mem_conv2_3_we0">1, 4, 1, 4</column>
<column name="mem_conv2_3_we1">1, 2, 1, 2</column>
<column name="mem_conv2_4_address0">10, 6, 10, 60</column>
<column name="mem_conv2_4_address1">10, 3, 10, 30</column>
<column name="mem_conv2_4_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_4_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_4_d0">1, 4, 1, 4</column>
<column name="mem_conv2_4_we0">1, 4, 1, 4</column>
<column name="mem_conv2_4_we1">1, 2, 1, 2</column>
<column name="mem_conv2_5_address0">10, 6, 10, 60</column>
<column name="mem_conv2_5_address1">10, 3, 10, 30</column>
<column name="mem_conv2_5_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_5_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_5_d0">1, 4, 1, 4</column>
<column name="mem_conv2_5_we0">1, 4, 1, 4</column>
<column name="mem_conv2_5_we1">1, 2, 1, 2</column>
<column name="mem_conv2_6_address0">10, 6, 10, 60</column>
<column name="mem_conv2_6_address1">10, 3, 10, 30</column>
<column name="mem_conv2_6_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_6_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_6_d0">1, 4, 1, 4</column>
<column name="mem_conv2_6_we0">1, 4, 1, 4</column>
<column name="mem_conv2_6_we1">1, 2, 1, 2</column>
<column name="mem_conv2_7_address0">10, 6, 10, 60</column>
<column name="mem_conv2_7_address1">10, 3, 10, 30</column>
<column name="mem_conv2_7_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_7_ce1">1, 3, 1, 3</column>
<column name="mem_conv2_7_d0">1, 4, 1, 4</column>
<column name="mem_conv2_7_we0">1, 4, 1, 4</column>
<column name="mem_conv2_7_we1">1, 2, 1, 2</column>
<column name="output_V_reg_285">32, 2, 32, 64</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Hi_assign_reg_274">6, 0, 6, 0</column>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="ap_reg_grp_dut_conv_fu_335_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_1_fu_411_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_fu_401_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_max_pool_fu_309_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_pad_fu_421_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_reshape_fu_395_ap_start">1, 0, 1, 0</column>
<column name="i_2_reg_540">4, 0, 4, 0</column>
<column name="i_3_reg_576">4, 0, 4, 0</column>
<column name="i_reg_263">4, 0, 4, 0</column>
<column name="max_id_V_cast2_reg_563">4, 0, 32, 28</column>
<column name="max_id_V_reg_298">4, 0, 4, 0</column>
<column name="output_V_reg_285">32, 0, 32, 0</column>
<column name="tmp_V_1_reg_545">32, 0, 32, 0</column>
<column name="tmp_s_reg_550">3, 0, 8, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
