
///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:01:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 158, ed: 509, lv: 3, pw: 447.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_rstni is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port user_switch[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port user_switch[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port user_switch[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 4 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:03:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 158, ed: 509, lv: 3, pw: 447.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_rstni is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port user_switch[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port user_switch[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port user_switch[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 4 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:04:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 448.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	166
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:06:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 448.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	166
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:17:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led[7]' wire 'led[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'led[6]' wire 'led[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'led[5]' wire 'led[5]' is not driven.
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[7]'. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[6]'. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[5]'. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 145, ed: 494, lv: 3, pw: 437.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	151
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:23:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0010 VERI-ERROR] index 4 is out of range [3:0] for 'led' (VERI-1216) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:70)
[EFX-0012 VERI-INFO] module 'lvds_loopback_top' remains a black box due to errors in its contents (VERI-1073) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0021 ERROR] Verific elaboration of module 'lvds_loopback_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:23:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0010 VERI-ERROR] index 4 is out of range [3:0] for 'led' (VERI-1216) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:70)
[EFX-0012 VERI-INFO] module 'lvds_loopback_top' remains a black box due to errors in its contents (VERI-1073) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0021 ERROR] Verific elaboration of module 'lvds_loopback_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:24:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 447.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	165
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 10:29:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:62)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 447.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	165
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 11:15:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 446.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	165
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 11:38:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 446.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	165
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 18:27:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 446.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	165
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2022 19:01:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 446.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 13:13:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 159, ed: 513, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	162
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 13:25:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 159, ed: 513, lv: 3, pw: 444.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	162
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 14:11:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 515, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 15:17:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 515, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 15:38:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 515, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 15:43:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 515, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 15:50:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 515, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 16:07:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 515, lv: 3, pw: 445.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 16:09:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 446.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	164
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 16:20:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 104 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 17 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 147, ed: 488, lv: 3, pw: 429.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	58
[EFX-0000 INFO] EFX_FF          : 	114
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 16:36:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 104 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 17 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 147, ed: 488, lv: 3, pw: 429.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	58
[EFX-0000 INFO] EFX_FF          : 	114
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 13, 2022 16:58:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 104 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 17 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 147, ed: 488, lv: 3, pw: 429.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 104 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	58
[EFX-0000 INFO] EFX_FF          : 	114
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 14, 2022 09:22:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 160, ed: 516, lv: 3, pw: 447.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	163
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 14, 2022 09:26:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 159, ed: 513, lv: 3, pw: 445.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	162
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 14, 2022 09:35:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 159, ed: 513, lv: 3, pw: 445.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	162
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 14, 2022 09:38:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 159, ed: 513, lv: 3, pw: 445.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	162
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 14, 2022 09:38:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'stat0', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'rxpll_lockedo', assumed default net type 'wire' (VERI-2561) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:64)
[EFX-0012 VERI-INFO] compiling module 'lvds_loopback_top' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\lvds_loopback_top.v:16)
[EFX-0012 VERI-INFO] compiling module 'prbs_gen' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_gen.v:16)
[EFX-0012 VERI-INFO] compiling module 'frame_aligner' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:16)
[EFX-0011 VERI-WARNING] latch inferred for net 'nstates[1]' (VERI-2580) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:88)
[EFX-0012 VERI-INFO] compiling module 'prbs_det' (VERI-1018) (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:16)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2021.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'mux_107' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\frame_aligner.v:87)
[EFX-0200 WARNING] Removing redundant signal : rstn_filt. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0200 WARNING] Removing redundant signal : rstn_sync. (C:/Users\sanas\OneDrive\Documents\LVDS\LVDS-T120\prbs_det.v:25)
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[0]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[1]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[2]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[3]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[4]=0).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[5]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[6]=1).
[EFX-0266 WARNING] Module Instance 'fa0' input pin tied to constant (pattern[7]=1).
[EFX-0266 WARNING] Module Instance 'det0' input pin tied to constant (testen=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "lvds_loopback_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_aligner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "prbs_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 10 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lvds_loopback_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network rx_slowclk with 105 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network tx_slowclk with 36 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 159, ed: 513, lv: 3, pw: 445.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 36 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port txpll_locked is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	50
[EFX-0000 INFO] EFX_LUT4        : 	162
[EFX-0000 INFO] EFX_FF          : 	144
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
