// Seed: 2585468657
module module_0 (
    input tri0 id_0
    , id_5,
    output supply1 id_1,
    input tri1 id_2
    , id_6,
    output tri id_3
);
  wire \id_7 ;
  wire id_8;
  assign module_1.id_12 = 0;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd95,
    parameter id_12 = 32'd82
) (
    output tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    output wor id_9,
    input uwire _id_10,
    input supply1 id_11,
    input tri1 _id_12
);
  logic [7:0][1 : id_12] id_14;
  module_0 modCall_1 (
      id_11,
      id_0,
      id_8,
      id_0
  );
  assign id_14[id_10] = 1'b0;
  assign id_2 = 1;
  logic id_15 = "";
  xor primCall (id_0, id_11, id_4, id_7, id_3);
  assign id_9 = -1 < id_14;
  assign id_0 = (id_15);
endmodule
