Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/xv/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_32_behav xil_defaultlib.mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.prog_counter
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu_behaviour
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_32_behav
