Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 082bbc6eb0694d93a0a3de9e498981eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.tx
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_32x8bit_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
