--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3736 paths analyzed, 674 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.519ns.
--------------------------------------------------------------------------------
Slack:                  15.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_16 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.601 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_16 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_16
    SLICE_X5Y47.C2       net (fanout=2)        0.939   buttonHandler/button_cond1/M_ctr_q[16]
    SLICE_X5Y47.C        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X5Y47.B1       net (fanout=3)        0.719   buttonHandler/out1
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.416ns logic, 2.947ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_11 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.601 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_11 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.DQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[11]
                                                       buttonHandler/button_cond1/M_ctr_q_11
    SLICE_X5Y48.C1       net (fanout=2)        0.970   buttonHandler/button_cond1/M_ctr_q[11]
    SLICE_X5Y48.C        Tilo                  0.259   buttonHandler/M_button_cond1_out_inv
                                                       buttonHandler/button_cond1/out3
    SLICE_X5Y47.B4       net (fanout=3)        0.550   buttonHandler/out2
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.416ns logic, 2.809ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_19 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.601 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_19 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.DQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_19
    SLICE_X5Y47.C3       net (fanout=2)        0.798   buttonHandler/button_cond1/M_ctr_q[19]
    SLICE_X5Y47.C        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X5Y47.B1       net (fanout=3)        0.719   buttonHandler/out1
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.416ns logic, 2.806ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_18 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.601 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_18 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.CQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_18
    SLICE_X5Y47.C5       net (fanout=2)        0.762   buttonHandler/button_cond1/M_ctr_q[18]
    SLICE_X5Y47.C        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X5Y47.B1       net (fanout=3)        0.719   buttonHandler/out1
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.416ns logic, 2.770ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_15 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.DQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[15]
                                                       buttonHandler/button_cond1/M_ctr_q_15
    SLICE_X5Y47.C1       net (fanout=2)        0.745   buttonHandler/button_cond1/M_ctr_q[15]
    SLICE_X5Y47.C        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X5Y47.B1       net (fanout=3)        0.719   buttonHandler/out1
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.416ns logic, 2.753ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_17 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.601 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_17 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[19]
                                                       buttonHandler/button_cond1/M_ctr_q_17
    SLICE_X5Y47.C4       net (fanout=2)        0.729   buttonHandler/button_cond1/M_ctr_q[17]
    SLICE_X5Y47.C        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X5Y47.B1       net (fanout=3)        0.719   buttonHandler/out1
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (1.416ns logic, 2.737ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_6 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.601 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_6 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[7]
                                                       buttonHandler/button_cond3/M_ctr_q_6
    SLICE_X11Y46.C2      net (fanout=2)        0.724   buttonHandler/button_cond3/M_ctr_q[6]
    SLICE_X11Y46.C       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out1
    SLICE_X11Y46.A2      net (fanout=2)        0.549   buttonHandler/out_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.626ns logic, 2.503ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  15.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_7 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.601 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_7 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.DQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[7]
                                                       buttonHandler/button_cond3/M_ctr_q_7
    SLICE_X11Y46.C1      net (fanout=2)        0.714   buttonHandler/button_cond3/M_ctr_q[7]
    SLICE_X11Y46.C       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out1
    SLICE_X11Y46.A2      net (fanout=2)        0.549   buttonHandler/out_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.626ns logic, 2.493ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  15.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond/M_ctr_q_17 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.601 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond/M_ctr_q_17 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.BQ      Tcko                  0.525   buttonHandler/button_cond/M_ctr_q[19]
                                                       buttonHandler/button_cond/M_ctr_q_17
    SLICE_X17Y48.C2      net (fanout=2)        1.206   buttonHandler/button_cond/M_ctr_q[17]
    SLICE_X17Y48.C       Tilo                  0.259   buttonHandler/out1_0
                                                       buttonHandler/button_cond/out2
    SLICE_X15Y48.C6      net (fanout=2)        0.353   buttonHandler/out1_0
    SLICE_X15Y48.C       Tilo                  0.259   buttonHandler/M_last_q_1
                                                       buttonHandler/button_cond/out4
    SLICE_X13Y47.B4      net (fanout=1)        0.587   buttonHandler/M_button_cond_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.675ns logic, 2.376ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_4 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.601 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_4 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[7]
                                                       buttonHandler/button_cond3/M_ctr_q_4
    SLICE_X11Y46.C3      net (fanout=2)        0.552   buttonHandler/button_cond3/M_ctr_q[4]
    SLICE_X11Y46.C       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out1
    SLICE_X11Y46.A2      net (fanout=2)        0.549   buttonHandler/out_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.626ns logic, 2.331ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_14 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.601 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_14 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.CQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[15]
                                                       buttonHandler/button_cond3/M_ctr_q_14
    SLICE_X11Y46.D1      net (fanout=2)        0.725   buttonHandler/button_cond3/M_ctr_q[14]
    SLICE_X11Y46.D       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out2
    SLICE_X11Y46.A3      net (fanout=2)        0.366   buttonHandler/out1_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.626ns logic, 2.321ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_15 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.601 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_15 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[15]
                                                       buttonHandler/button_cond3/M_ctr_q_15
    SLICE_X11Y46.D2      net (fanout=2)        0.722   buttonHandler/button_cond3/M_ctr_q[15]
    SLICE_X11Y46.D       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out2
    SLICE_X11Y46.A3      net (fanout=2)        0.366   buttonHandler/out1_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.626ns logic, 2.318ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  15.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_5 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.601 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_5 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[7]
                                                       buttonHandler/button_cond3/M_ctr_q_5
    SLICE_X11Y46.C4      net (fanout=2)        0.514   buttonHandler/button_cond3/M_ctr_q[5]
    SLICE_X11Y46.C       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out1
    SLICE_X11Y46.A2      net (fanout=2)        0.549   buttonHandler/out_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.626ns logic, 2.293ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  16.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_10 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.637 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_10 to buttonHandler/button_cond4/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[11]
                                                       buttonHandler/button_cond4/M_ctr_q_10
    SLICE_X6Y46.B4       net (fanout=2)        1.210   buttonHandler/button_cond4/M_ctr_q[10]
    SLICE_X6Y46.B        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out3
    SLICE_X7Y50.B3       net (fanout=2)        0.815   buttonHandler/out2_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.314   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.284ns logic, 2.593ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_16 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.601 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_16 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[19]
                                                       buttonHandler/button_cond3/M_ctr_q_16
    SLICE_X11Y46.D3      net (fanout=2)        0.616   buttonHandler/button_cond3/M_ctr_q[16]
    SLICE_X11Y46.D       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out2
    SLICE_X11Y46.A3      net (fanout=2)        0.366   buttonHandler/out1_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.626ns logic, 2.212ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  16.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond/M_ctr_q_12 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.601 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond/M_ctr_q_12 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.AQ      Tcko                  0.525   buttonHandler/button_cond/M_ctr_q[15]
                                                       buttonHandler/button_cond/M_ctr_q_12
    SLICE_X15Y48.D1      net (fanout=2)        0.960   buttonHandler/button_cond/M_ctr_q[12]
    SLICE_X15Y48.D       Tilo                  0.259   buttonHandler/M_last_q_1
                                                       buttonHandler/button_cond/out3
    SLICE_X15Y48.C5      net (fanout=2)        0.413   buttonHandler/out2_0
    SLICE_X15Y48.C       Tilo                  0.259   buttonHandler/M_last_q_1
                                                       buttonHandler/button_cond/out4
    SLICE_X13Y47.B4      net (fanout=1)        0.587   buttonHandler/M_button_cond_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.675ns logic, 2.190ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  16.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond/M_ctr_q_13 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.601 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond/M_ctr_q_13 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   buttonHandler/button_cond/M_ctr_q[15]
                                                       buttonHandler/button_cond/M_ctr_q_13
    SLICE_X15Y48.D2      net (fanout=2)        0.957   buttonHandler/button_cond/M_ctr_q[13]
    SLICE_X15Y48.D       Tilo                  0.259   buttonHandler/M_last_q_1
                                                       buttonHandler/button_cond/out3
    SLICE_X15Y48.C5      net (fanout=2)        0.413   buttonHandler/out2_0
    SLICE_X15Y48.C       Tilo                  0.259   buttonHandler/M_last_q_1
                                                       buttonHandler/button_cond/out4
    SLICE_X13Y47.B4      net (fanout=1)        0.587   buttonHandler/M_button_cond_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.675ns logic, 2.187ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_10 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.637 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_10 to buttonHandler/button_cond4/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[11]
                                                       buttonHandler/button_cond4/M_ctr_q_10
    SLICE_X6Y46.B4       net (fanout=2)        1.210   buttonHandler/button_cond4/M_ctr_q[10]
    SLICE_X6Y46.B        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out3
    SLICE_X7Y50.B3       net (fanout=2)        0.815   buttonHandler/out2_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.291   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.261ns logic, 2.593ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_10 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.637 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_10 to buttonHandler/button_cond4/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[11]
                                                       buttonHandler/button_cond4/M_ctr_q_10
    SLICE_X6Y46.B4       net (fanout=2)        1.210   buttonHandler/button_cond4/M_ctr_q[10]
    SLICE_X6Y46.B        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out3
    SLICE_X7Y50.B3       net (fanout=2)        0.815   buttonHandler/out2_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.289   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.259ns logic, 2.593ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_10 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.601 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_10 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.CQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[11]
                                                       buttonHandler/button_cond1/M_ctr_q_10
    SLICE_X5Y48.C3       net (fanout=2)        0.552   buttonHandler/button_cond1/M_ctr_q[10]
    SLICE_X5Y48.C        Tilo                  0.259   buttonHandler/M_button_cond1_out_inv
                                                       buttonHandler/button_cond1/out3
    SLICE_X5Y47.B4       net (fanout=3)        0.550   buttonHandler/out2
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.416ns logic, 2.391ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_10 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.637 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_10 to buttonHandler/button_cond4/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.CQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[11]
                                                       buttonHandler/button_cond4/M_ctr_q_10
    SLICE_X6Y46.B4       net (fanout=2)        1.210   buttonHandler/button_cond4/M_ctr_q[10]
    SLICE_X6Y46.B        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out3
    SLICE_X7Y50.B3       net (fanout=2)        0.815   buttonHandler/out2_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.271   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (1.241ns logic, 2.593ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_8 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.601 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_8 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[11]
                                                       buttonHandler/button_cond1/M_ctr_q_8
    SLICE_X5Y48.C2       net (fanout=2)        0.541   buttonHandler/button_cond1/M_ctr_q[8]
    SLICE_X5Y48.C        Tilo                  0.259   buttonHandler/M_button_cond1_out_inv
                                                       buttonHandler/button_cond1/out3
    SLICE_X5Y47.B4       net (fanout=3)        0.550   buttonHandler/out2
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.416ns logic, 2.380ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond1/M_ctr_q_14 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond1/M_ctr_q_14 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.CQ       Tcko                  0.525   buttonHandler/button_cond1/M_ctr_q[15]
                                                       buttonHandler/button_cond1/M_ctr_q_14
    SLICE_X5Y47.C6       net (fanout=2)        0.368   buttonHandler/button_cond1/M_ctr_q[14]
    SLICE_X5Y47.C        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/button_cond1/out2
    SLICE_X5Y47.B1       net (fanout=3)        0.719   buttonHandler/out1
    SLICE_X5Y47.B        Tilo                  0.259   buttonHandler/out1
                                                       buttonHandler/_n0047_inv_SW1
    SLICE_X13Y47.A2      net (fanout=1)        1.289   buttonHandler/N18
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.416ns logic, 2.376ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_5 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.637 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_5 to buttonHandler/button_cond4/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[7]
                                                       buttonHandler/button_cond4/M_ctr_q_5
    SLICE_X6Y46.D2       net (fanout=2)        1.180   buttonHandler/button_cond4/M_ctr_q[5]
    SLICE_X6Y46.D        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out1
    SLICE_X7Y50.B4       net (fanout=2)        0.787   buttonHandler/out_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.314   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.284ns logic, 2.535ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_13 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.637 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_13 to buttonHandler/button_cond4/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.BQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[15]
                                                       buttonHandler/button_cond4/M_ctr_q_13
    SLICE_X6Y46.B1       net (fanout=2)        1.135   buttonHandler/button_cond4/M_ctr_q[13]
    SLICE_X6Y46.B        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out3
    SLICE_X7Y50.B3       net (fanout=2)        0.815   buttonHandler/out2_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.314   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.284ns logic, 2.518ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttonHandler/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond/sync/M_pipe_q_1 to buttonHandler/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AMUX     Tshcko                0.576   buttonHandler/button_cond4/M_sync_out
                                                       buttonHandler/button_cond/sync/M_pipe_q_1
    SLICE_X12Y51.A3      net (fanout=1)        1.471   buttonHandler/button_cond/M_sync_out
    SLICE_X12Y51.A       Tilo                  0.254   buttonHandler/button_cond/M_sync_out_inv
                                                       buttonHandler/button_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y47.SR      net (fanout=5)        1.005   buttonHandler/button_cond/M_sync_out_inv
    SLICE_X16Y47.CLK     Tsrck                 0.470   buttonHandler/button_cond/M_ctr_q[3]
                                                       buttonHandler/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.300ns logic, 2.476ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_5 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.637 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_5 to buttonHandler/button_cond4/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[7]
                                                       buttonHandler/button_cond4/M_ctr_q_5
    SLICE_X6Y46.D2       net (fanout=2)        1.180   buttonHandler/button_cond4/M_ctr_q[5]
    SLICE_X6Y46.D        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out1
    SLICE_X7Y50.B4       net (fanout=2)        0.787   buttonHandler/out_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.291   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.261ns logic, 2.535ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond4/M_ctr_q_5 (FF)
  Destination:          buttonHandler/button_cond4/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.637 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond4/M_ctr_q_5 to buttonHandler/button_cond4/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   buttonHandler/button_cond4/M_ctr_q[7]
                                                       buttonHandler/button_cond4/M_ctr_q_5
    SLICE_X6Y46.D2       net (fanout=2)        1.180   buttonHandler/button_cond4/M_ctr_q[5]
    SLICE_X6Y46.D        Tilo                  0.235   buttonHandler/M_last_q_3
                                                       buttonHandler/button_cond4/out1
    SLICE_X7Y50.B4       net (fanout=2)        0.787   buttonHandler/out_3
    SLICE_X7Y50.B        Tilo                  0.259   buttonHandler/M_button_cond4_out_inv
                                                       buttonHandler/M_button_cond4_out_inv1
    SLICE_X6Y47.CE       net (fanout=5)        0.568   buttonHandler/M_button_cond4_out_inv
    SLICE_X6Y47.CLK      Tceck                 0.289   buttonHandler/button_cond4/M_ctr_q[3]
                                                       buttonHandler/button_cond4/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.259ns logic, 2.535ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond3/M_ctr_q_2 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.601 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond3/M_ctr_q_2 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.476   buttonHandler/button_cond3/M_ctr_q[3]
                                                       buttonHandler/button_cond3/M_ctr_q_2
    SLICE_X11Y46.C5      net (fanout=2)        0.426   buttonHandler/button_cond3/M_ctr_q[2]
    SLICE_X11Y46.C       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out1
    SLICE_X11Y46.A2      net (fanout=2)        0.549   buttonHandler/out_2
    SLICE_X11Y46.A       Tilo                  0.259   buttonHandler/M_last_q
                                                       buttonHandler/button_cond3/out4
    SLICE_X13Y47.B1      net (fanout=1)        1.000   buttonHandler/M_button_cond3_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.626ns logic, 2.205ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonHandler/button_cond/M_ctr_q_18 (FF)
  Destination:          buttonHandler/M_button_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.601 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonHandler/button_cond/M_ctr_q_18 to buttonHandler/M_button_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.CQ      Tcko                  0.525   buttonHandler/button_cond/M_ctr_q[19]
                                                       buttonHandler/button_cond/M_ctr_q_18
    SLICE_X17Y48.C3      net (fanout=2)        0.950   buttonHandler/button_cond/M_ctr_q[18]
    SLICE_X17Y48.C       Tilo                  0.259   buttonHandler/out1_0
                                                       buttonHandler/button_cond/out2
    SLICE_X15Y48.C6      net (fanout=2)        0.353   buttonHandler/out1_0
    SLICE_X15Y48.C       Tilo                  0.259   buttonHandler/M_last_q_1
                                                       buttonHandler/button_cond/out4
    SLICE_X13Y47.B4      net (fanout=1)        0.587   buttonHandler/M_button_cond_out
    SLICE_X13Y47.B       Tilo                  0.259   M_buttonHandler_out[5]
                                                       buttonHandler/_n0047_inv_SW0
    SLICE_X13Y47.A5      net (fanout=1)        0.230   buttonHandler/N16
    SLICE_X13Y47.CLK     Tas                   0.373   M_buttonHandler_out[5]
                                                       buttonHandler/M_button_q_5_rstpot
                                                       buttonHandler/M_button_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.675ns logic, 2.120ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonHandler/button_cond4/M_sync_out/CLK
  Logical resource: buttonHandler/button_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_0/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_1/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_2/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_3/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_4/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_5/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_6/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[7]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_7/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_8/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_9/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_10/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[11]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_11/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_12/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_13/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_14/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[15]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_15/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_16/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_17/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_18/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond1/M_ctr_q[19]/CLK
  Logical resource: buttonHandler/button_cond1/M_ctr_q_19/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonHandler/button_cond/M_ctr_q[3]/CLK
  Logical resource: buttonHandler/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.519|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3736 paths, 0 nets, and 413 connections

Design statistics:
   Minimum period:   4.519ns{1}   (Maximum frequency: 221.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 19:34:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



