// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Mar 27 20:37:24 2024
// Host        : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dma_axis_ip_example_equalizer_0_0_sim_netlist.v
// Design      : dma_axis_ip_example_equalizer_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "dma_axis_ip_example_equalizer_0_0,equalizer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "equalizer,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    SIGNAL_IN_TVALID,
    SIGNAL_IN_TREADY,
    SIGNAL_IN_TDATA,
    SIGNAL_IN_TDEST,
    SIGNAL_IN_TKEEP,
    SIGNAL_IN_TSTRB,
    SIGNAL_IN_TUSER,
    SIGNAL_IN_TLAST,
    SIGNAL_IN_TID,
    SIGNAL_OUT_TVALID,
    SIGNAL_OUT_TREADY,
    SIGNAL_OUT_TDATA,
    SIGNAL_OUT_TDEST,
    SIGNAL_OUT_TKEEP,
    SIGNAL_OUT_TSTRB,
    SIGNAL_OUT_TUSER,
    SIGNAL_OUT_TLAST,
    SIGNAL_OUT_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:SIGNAL_IN:SIGNAL_OUT, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TVALID" *) input SIGNAL_IN_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TREADY" *) output SIGNAL_IN_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TDATA" *) input [31:0]SIGNAL_IN_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TDEST" *) input [5:0]SIGNAL_IN_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TKEEP" *) input [3:0]SIGNAL_IN_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TSTRB" *) input [3:0]SIGNAL_IN_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TUSER" *) input [1:0]SIGNAL_IN_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TLAST" *) input [0:0]SIGNAL_IN_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_IN TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SIGNAL_IN, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [4:0]SIGNAL_IN_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TVALID" *) output SIGNAL_OUT_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TREADY" *) input SIGNAL_OUT_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TDATA" *) output [31:0]SIGNAL_OUT_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TDEST" *) output [5:0]SIGNAL_OUT_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TKEEP" *) output [3:0]SIGNAL_OUT_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TSTRB" *) output [3:0]SIGNAL_OUT_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TUSER" *) output [1:0]SIGNAL_OUT_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TLAST" *) output [0:0]SIGNAL_OUT_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 SIGNAL_OUT TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SIGNAL_OUT, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN dma_axis_ip_example_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [4:0]SIGNAL_OUT_TID;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]SIGNAL_IN_TDATA;
  wire [5:0]SIGNAL_IN_TDEST;
  wire [4:0]SIGNAL_IN_TID;
  wire [3:0]SIGNAL_IN_TKEEP;
  wire [0:0]SIGNAL_IN_TLAST;
  wire SIGNAL_IN_TREADY;
  wire [3:0]SIGNAL_IN_TSTRB;
  wire [1:0]SIGNAL_IN_TUSER;
  wire SIGNAL_IN_TVALID;
  wire [31:0]SIGNAL_OUT_TDATA;
  wire [5:0]SIGNAL_OUT_TDEST;
  wire [4:0]SIGNAL_OUT_TID;
  wire [3:0]SIGNAL_OUT_TKEEP;
  wire [0:0]SIGNAL_OUT_TLAST;
  wire SIGNAL_OUT_TREADY;
  wire [3:0]SIGNAL_OUT_TSTRB;
  wire [1:0]SIGNAL_OUT_TUSER;
  wire SIGNAL_OUT_TVALID;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "34'b0000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "34'b0000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "34'b0000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "34'b0000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "34'b0000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "34'b0000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "34'b0000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "34'b0000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "34'b0000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "34'b0000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "34'b0000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "34'b0000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "34'b0000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "34'b0000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "34'b0000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "34'b0000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "34'b0000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "34'b0000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "34'b0000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "34'b0000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "34'b0000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "34'b0000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "34'b0000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "34'b0000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "34'b0001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "34'b0010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "34'b0100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "34'b1000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "34'b0000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "34'b0000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "34'b0000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "34'b0000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "34'b0000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "34'b0000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer inst
       (.SIGNAL_IN_TDATA(SIGNAL_IN_TDATA),
        .SIGNAL_IN_TDEST(SIGNAL_IN_TDEST),
        .SIGNAL_IN_TID(SIGNAL_IN_TID),
        .SIGNAL_IN_TKEEP(SIGNAL_IN_TKEEP),
        .SIGNAL_IN_TLAST(SIGNAL_IN_TLAST),
        .SIGNAL_IN_TREADY(SIGNAL_IN_TREADY),
        .SIGNAL_IN_TSTRB(SIGNAL_IN_TSTRB),
        .SIGNAL_IN_TUSER(SIGNAL_IN_TUSER),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_OUT_TDATA(SIGNAL_OUT_TDATA),
        .SIGNAL_OUT_TDEST(SIGNAL_OUT_TDEST),
        .SIGNAL_OUT_TID(SIGNAL_OUT_TID),
        .SIGNAL_OUT_TKEEP(SIGNAL_OUT_TKEEP),
        .SIGNAL_OUT_TLAST(SIGNAL_OUT_TLAST),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SIGNAL_OUT_TSTRB(SIGNAL_OUT_TSTRB),
        .SIGNAL_OUT_TUSER(SIGNAL_OUT_TUSER),
        .SIGNAL_OUT_TVALID(SIGNAL_OUT_TVALID),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(1'b0),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(NLW_inst_m_axi_gmem_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(NLW_inst_m_axi_gmem_WLAST_UNCONNECTED),
        .m_axi_gmem_WREADY(1'b0),
        .m_axi_gmem_WSTRB(NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(NLW_inst_m_axi_gmem_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "34'b0000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "34'b0000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "34'b0000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "34'b0000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "34'b0000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "34'b0000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "34'b0000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "34'b0000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "34'b0000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "34'b0000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "34'b0000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "34'b0000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "34'b0000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "34'b0000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "34'b0000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "34'b0000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "34'b0000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "34'b0000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "34'b0000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "34'b0000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "34'b0000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "34'b0000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "34'b0000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "34'b0000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "34'b0001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "34'b0010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "34'b0100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "34'b1000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "34'b0000000000000000000000000000001000" *) 
(* ap_ST_fsm_state5 = "34'b0000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "34'b0000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "34'b0000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "34'b0000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "34'b0000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    SIGNAL_IN_TDATA,
    SIGNAL_IN_TVALID,
    SIGNAL_IN_TREADY,
    SIGNAL_IN_TKEEP,
    SIGNAL_IN_TSTRB,
    SIGNAL_IN_TUSER,
    SIGNAL_IN_TLAST,
    SIGNAL_IN_TID,
    SIGNAL_IN_TDEST,
    SIGNAL_OUT_TDATA,
    SIGNAL_OUT_TVALID,
    SIGNAL_OUT_TREADY,
    SIGNAL_OUT_TKEEP,
    SIGNAL_OUT_TSTRB,
    SIGNAL_OUT_TUSER,
    SIGNAL_OUT_TLAST,
    SIGNAL_OUT_TID,
    SIGNAL_OUT_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input [31:0]SIGNAL_IN_TDATA;
  input SIGNAL_IN_TVALID;
  output SIGNAL_IN_TREADY;
  input [3:0]SIGNAL_IN_TKEEP;
  input [3:0]SIGNAL_IN_TSTRB;
  input [1:0]SIGNAL_IN_TUSER;
  input [0:0]SIGNAL_IN_TLAST;
  input [4:0]SIGNAL_IN_TID;
  input [5:0]SIGNAL_IN_TDEST;
  output [31:0]SIGNAL_OUT_TDATA;
  output SIGNAL_OUT_TVALID;
  input SIGNAL_OUT_TREADY;
  output [3:0]SIGNAL_OUT_TKEEP;
  output [3:0]SIGNAL_OUT_TSTRB;
  output [1:0]SIGNAL_OUT_TUSER;
  output [0:0]SIGNAL_OUT_TLAST;
  output [4:0]SIGNAL_OUT_TID;
  output [5:0]SIGNAL_OUT_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire [31:0]SIGNAL_IN_TDATA;
  wire [31:0]SIGNAL_IN_TDATA_int_regslice;
  wire [5:0]SIGNAL_IN_TDEST;
  wire [5:0]SIGNAL_IN_TDEST_int_regslice;
  wire [4:0]SIGNAL_IN_TID;
  wire [4:0]SIGNAL_IN_TID_int_regslice;
  wire [3:0]SIGNAL_IN_TKEEP;
  wire [3:0]SIGNAL_IN_TKEEP_int_regslice;
  wire [0:0]SIGNAL_IN_TLAST;
  wire SIGNAL_IN_TLAST_int_regslice;
  wire SIGNAL_IN_TREADY;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire [3:0]SIGNAL_IN_TSTRB;
  wire [3:0]SIGNAL_IN_TSTRB_int_regslice;
  wire [1:0]SIGNAL_IN_TUSER;
  wire [1:0]SIGNAL_IN_TUSER_int_regslice;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [31:0]SIGNAL_OUT_TDATA;
  wire [31:0]SIGNAL_OUT_TDATA_int_regslice;
  wire [5:0]SIGNAL_OUT_TDEST;
  wire [4:0]SIGNAL_OUT_TID;
  wire [3:0]SIGNAL_OUT_TKEEP;
  wire [0:0]SIGNAL_OUT_TLAST;
  wire SIGNAL_OUT_TREADY;
  wire SIGNAL_OUT_TREADY_int_regslice;
  wire [3:0]SIGNAL_OUT_TSTRB;
  wire [1:0]SIGNAL_OUT_TUSER;
  wire SIGNAL_OUT_TVALID;
  wire \ap_CS_fsm[1]_i_10_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_5_n_3 ;
  wire \ap_CS_fsm[1]_i_6_n_3 ;
  wire \ap_CS_fsm[1]_i_7_n_3 ;
  wire \ap_CS_fsm[1]_i_8_n_3 ;
  wire \ap_CS_fsm[1]_i_9_n_3 ;
  wire \ap_CS_fsm_reg_n_3_[13] ;
  wire \ap_CS_fsm_reg_n_3_[14] ;
  wire \ap_CS_fsm_reg_n_3_[15] ;
  wire \ap_CS_fsm_reg_n_3_[16] ;
  wire \ap_CS_fsm_reg_n_3_[17] ;
  wire \ap_CS_fsm_reg_n_3_[18] ;
  wire \ap_CS_fsm_reg_n_3_[23] ;
  wire \ap_CS_fsm_reg_n_3_[24] ;
  wire \ap_CS_fsm_reg_n_3_[25] ;
  wire \ap_CS_fsm_reg_n_3_[26] ;
  wire \ap_CS_fsm_reg_n_3_[27] ;
  wire \ap_CS_fsm_reg_n_3_[28] ;
  wire \ap_CS_fsm_reg_n_3_[30] ;
  wire \ap_CS_fsm_reg_n_3_[3] ;
  wire \ap_CS_fsm_reg_n_3_[4] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire [33:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter1_3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_0;
  wire ap_enable_reg_pp0_iter8_2;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:16]dout_reg__1;
  wire [31:16]dout_reg__1_4;
  wire gmem_ARREADY;
  wire [31:0]gmem_RDATA;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_1_reg_476;
  wire [31:0]gmem_addr_2_read_reg_513;
  wire [61:0]gmem_addr_2_reg_482;
  wire [61:0]gmem_addr_reg_470;
  wire gmem_m_axi_U_n_10;
  wire gmem_m_axi_U_n_11;
  wire gmem_m_axi_U_n_12;
  wire gmem_m_axi_U_n_6;
  wire gmem_m_axi_U_n_8;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  wire [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out;
  wire [4:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address1;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  wire [61:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARADDR;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARVALID;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_152;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_39;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  wire [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din0;
  wire [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1;
  wire [4:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address1;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARVALID;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_100;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_101;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_102;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_103;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_104;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_105;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_106;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_107;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_108;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_179;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_38;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_46;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_47;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_48;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_49;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_50;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_51;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_52;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_53;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_54;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_55;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_56;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_57;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_58;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_59;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_60;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_61;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_62;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_63;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_64;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_65;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_66;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_67;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_68;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_69;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_70;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_71;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_72;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_73;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_74;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_75;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_76;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_77;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_78;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_79;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_80;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_81;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_82;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_83;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_84;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_85;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_86;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_87;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_88;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_89;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_90;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_91;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_92;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_93;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_94;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_95;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_96;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_97;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_98;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_99;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce;
  wire [61:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARADDR;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  wire [4:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_120;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_13;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_24;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_25;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_26;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_27;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_28;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_29;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_30;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_31;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_32;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_33;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_34;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_35;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_36;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_37;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_38;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_39;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_40;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_41;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_42;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_43;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_44;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_45;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_46;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_47;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_48;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_49;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_50;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_51;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_52;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_53;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_54;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_55;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_56;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_57;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_58;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_59;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_60;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_61;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_62;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_63;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_64;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_65;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_66;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_67;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_68;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_69;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_7;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_70;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_71;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_72;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_73;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_74;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_75;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_76;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_77;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_78;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_79;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_80;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_81;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_82;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_83;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_84;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_85;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_86;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_87;
  wire grp_fu_362_ce;
  wire grp_fu_375_ce;
  wire grp_fu_391_ce;
  wire [31:0]grp_fu_391_p0;
  wire [31:0]grp_fu_391_p1;
  wire [31:16]grp_fu_391_p2;
  wire [63:1]highfreq_coefs;
  wire [1:1]highfreq_coefs_read_reg_401;
  wire [5:0]highfreq_shift_reg_address0;
  wire [31:0]highfreq_shift_reg_d0;
  wire [31:0]highfreq_shift_reg_q1;
  wire highfreq_shift_reg_we0;
  wire [31:0]lowfreq_accumulate_fu_369_p2;
  wire [63:1]lowfreq_coefs;
  wire [1:1]lowfreq_coefs_read_reg_411;
  wire [5:0]lowfreq_shift_reg_address0;
  wire [31:0]lowfreq_shift_reg_q1;
  wire lowfreq_shift_reg_we0;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:1]midfreq_coefs;
  wire [1:1]midfreq_coefs_read_reg_406;
  wire [5:0]midfreq_shift_reg_address0;
  wire [31:0]midfreq_shift_reg_d0;
  wire [31:0]midfreq_shift_reg_q1;
  wire midfreq_shift_reg_we0;
  wire mul_32s_32s_32_2_1_U16_n_19;
  wire mul_32s_32s_32_2_1_U16_n_20;
  wire mul_32s_32s_32_2_1_U16_n_21;
  wire mul_32s_32s_32_2_1_U16_n_22;
  wire mul_32s_32s_32_2_1_U16_n_23;
  wire mul_32s_32s_32_2_1_U16_n_24;
  wire mul_32s_32s_32_2_1_U16_n_25;
  wire mul_32s_32s_32_2_1_U16_n_26;
  wire mul_32s_32s_32_2_1_U16_n_27;
  wire mul_32s_32s_32_2_1_U16_n_28;
  wire mul_32s_32s_32_2_1_U16_n_29;
  wire mul_32s_32s_32_2_1_U16_n_30;
  wire mul_32s_32s_32_2_1_U16_n_31;
  wire mul_32s_32s_32_2_1_U16_n_32;
  wire mul_32s_32s_32_2_1_U16_n_33;
  wire mul_32s_32s_32_2_1_U16_n_34;
  wire mul_32s_32s_32_2_1_U17_n_19;
  wire mul_32s_32s_32_2_1_U17_n_20;
  wire mul_32s_32s_32_2_1_U17_n_21;
  wire mul_32s_32s_32_2_1_U17_n_22;
  wire mul_32s_32s_32_2_1_U17_n_23;
  wire mul_32s_32s_32_2_1_U17_n_24;
  wire mul_32s_32s_32_2_1_U17_n_25;
  wire mul_32s_32s_32_2_1_U17_n_26;
  wire mul_32s_32s_32_2_1_U17_n_27;
  wire mul_32s_32s_32_2_1_U17_n_28;
  wire mul_32s_32s_32_2_1_U17_n_29;
  wire mul_32s_32s_32_2_1_U17_n_30;
  wire mul_32s_32s_32_2_1_U17_n_31;
  wire mul_32s_32s_32_2_1_U17_n_32;
  wire mul_32s_32s_32_2_1_U17_n_33;
  wire mul_32s_32s_32_2_1_U17_n_34;
  wire mul_32s_32s_32_2_1_U18_n_19;
  wire mul_32s_32s_32_2_1_U18_n_20;
  wire mul_32s_32s_32_2_1_U18_n_21;
  wire mul_32s_32s_32_2_1_U18_n_22;
  wire mul_32s_32s_32_2_1_U18_n_23;
  wire mul_32s_32s_32_2_1_U18_n_24;
  wire mul_32s_32s_32_2_1_U18_n_25;
  wire mul_32s_32s_32_2_1_U18_n_26;
  wire mul_32s_32s_32_2_1_U18_n_27;
  wire mul_32s_32s_32_2_1_U18_n_28;
  wire mul_32s_32s_32_2_1_U18_n_29;
  wire mul_32s_32s_32_2_1_U18_n_30;
  wire mul_32s_32s_32_2_1_U18_n_31;
  wire mul_32s_32s_32_2_1_U18_n_32;
  wire mul_32s_32s_32_2_1_U18_n_33;
  wire mul_32s_32s_32_2_1_U18_n_34;
  wire [31:0]mul_ln49_reg_493;
  wire [31:0]mul_ln59_reg_508;
  wire [31:0]mul_ln69_reg_521;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]tmp_data_V_reg_434;
  wire [5:0]tmp_dest_V_reg_465;
  wire [4:0]tmp_id_V_reg_460;
  wire [3:0]tmp_keep_V_reg_440;
  wire tmp_last_V_reg_455;
  wire [3:0]tmp_strb_V_reg_445;
  wire [1:0]tmp_user_V_reg_450;

  assign ap_done = ap_ready;
  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state34),
        .I2(\ap_CS_fsm_reg_n_3_[7] ),
        .I3(\ap_CS_fsm_reg_n_3_[3] ),
        .O(\ap_CS_fsm[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_6_n_3 ),
        .I1(\ap_CS_fsm_reg_n_3_[16] ),
        .I2(\ap_CS_fsm_reg_n_3_[6] ),
        .I3(\ap_CS_fsm_reg_n_3_[30] ),
        .I4(\ap_CS_fsm_reg_n_3_[13] ),
        .I5(\ap_CS_fsm[1]_i_7_n_3 ),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_3_[15] ),
        .I1(\ap_CS_fsm_reg_n_3_[18] ),
        .I2(\ap_CS_fsm_reg_n_3_[27] ),
        .I3(\ap_CS_fsm[1]_i_8_n_3 ),
        .I4(\ap_CS_fsm[1]_i_9_n_3 ),
        .O(\ap_CS_fsm[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_3_[5] ),
        .I1(ap_CS_fsm_state10),
        .I2(\ap_CS_fsm_reg_n_3_[4] ),
        .I3(ap_CS_fsm_state1),
        .O(\ap_CS_fsm[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state33),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg_n_3_[26] ),
        .I4(\ap_CS_fsm[1]_i_10_n_3 ),
        .O(\ap_CS_fsm[1]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_3_[28] ),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg_n_3_[23] ),
        .I3(\ap_CS_fsm_reg_n_3_[17] ),
        .O(\ap_CS_fsm[1]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_3_[24] ),
        .I1(ap_CS_fsm_state23),
        .I2(\ap_CS_fsm_reg_n_3_[14] ),
        .I3(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[1]_i_9_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[13] ),
        .Q(\ap_CS_fsm_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[14] ),
        .Q(\ap_CS_fsm_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[15] ),
        .Q(\ap_CS_fsm_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[16] ),
        .Q(\ap_CS_fsm_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[17] ),
        .Q(\ap_CS_fsm_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[23] ),
        .Q(\ap_CS_fsm_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[24] ),
        .Q(\ap_CS_fsm_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[25] ),
        .Q(\ap_CS_fsm_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[26] ),
        .Q(\ap_CS_fsm_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[27] ),
        .Q(\ap_CS_fsm_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(\ap_CS_fsm_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[30] ),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[3] ),
        .Q(\ap_CS_fsm_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[4] ),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[5] ),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[6] ),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(ap_CS_fsm_state1),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .highfreq_coefs(highfreq_coefs),
        .lowfreq_coefs(lowfreq_coefs),
        .midfreq_coefs(midfreq_coefs),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \gmem_addr_1_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[2]),
        .Q(gmem_addr_1_reg_476[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[12]),
        .Q(gmem_addr_1_reg_476[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[13]),
        .Q(gmem_addr_1_reg_476[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[14]),
        .Q(gmem_addr_1_reg_476[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[15]),
        .Q(gmem_addr_1_reg_476[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[16]),
        .Q(gmem_addr_1_reg_476[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[17]),
        .Q(gmem_addr_1_reg_476[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[18]),
        .Q(gmem_addr_1_reg_476[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[19]),
        .Q(gmem_addr_1_reg_476[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[20]),
        .Q(gmem_addr_1_reg_476[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[21]),
        .Q(gmem_addr_1_reg_476[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[3]),
        .Q(gmem_addr_1_reg_476[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[22]),
        .Q(gmem_addr_1_reg_476[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[23]),
        .Q(gmem_addr_1_reg_476[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[24]),
        .Q(gmem_addr_1_reg_476[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[25]),
        .Q(gmem_addr_1_reg_476[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[26]),
        .Q(gmem_addr_1_reg_476[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[27]),
        .Q(gmem_addr_1_reg_476[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[28]),
        .Q(gmem_addr_1_reg_476[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[29]),
        .Q(gmem_addr_1_reg_476[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[30]),
        .Q(gmem_addr_1_reg_476[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[31]),
        .Q(gmem_addr_1_reg_476[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[4]),
        .Q(gmem_addr_1_reg_476[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[32]),
        .Q(gmem_addr_1_reg_476[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[33]),
        .Q(gmem_addr_1_reg_476[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[34]),
        .Q(gmem_addr_1_reg_476[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[35]),
        .Q(gmem_addr_1_reg_476[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[36]),
        .Q(gmem_addr_1_reg_476[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[37]),
        .Q(gmem_addr_1_reg_476[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[38]),
        .Q(gmem_addr_1_reg_476[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[39]),
        .Q(gmem_addr_1_reg_476[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[40]),
        .Q(gmem_addr_1_reg_476[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[41]),
        .Q(gmem_addr_1_reg_476[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[5]),
        .Q(gmem_addr_1_reg_476[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[42]),
        .Q(gmem_addr_1_reg_476[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[43]),
        .Q(gmem_addr_1_reg_476[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[44]),
        .Q(gmem_addr_1_reg_476[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[45]),
        .Q(gmem_addr_1_reg_476[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[46]),
        .Q(gmem_addr_1_reg_476[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[47]),
        .Q(gmem_addr_1_reg_476[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[48]),
        .Q(gmem_addr_1_reg_476[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[49]),
        .Q(gmem_addr_1_reg_476[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[50]),
        .Q(gmem_addr_1_reg_476[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[51]),
        .Q(gmem_addr_1_reg_476[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[6]),
        .Q(gmem_addr_1_reg_476[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[52]),
        .Q(gmem_addr_1_reg_476[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[53]),
        .Q(gmem_addr_1_reg_476[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[54]),
        .Q(gmem_addr_1_reg_476[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[55]),
        .Q(gmem_addr_1_reg_476[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[56]),
        .Q(gmem_addr_1_reg_476[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[57]),
        .Q(gmem_addr_1_reg_476[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[58]),
        .Q(gmem_addr_1_reg_476[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[59]),
        .Q(gmem_addr_1_reg_476[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[60]),
        .Q(gmem_addr_1_reg_476[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[61]),
        .Q(gmem_addr_1_reg_476[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[7]),
        .Q(gmem_addr_1_reg_476[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[62]),
        .Q(gmem_addr_1_reg_476[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[63]),
        .Q(gmem_addr_1_reg_476[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[8]),
        .Q(gmem_addr_1_reg_476[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[9]),
        .Q(gmem_addr_1_reg_476[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[10]),
        .Q(gmem_addr_1_reg_476[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_476_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[11]),
        .Q(gmem_addr_1_reg_476[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_2_read_reg_513[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_2_read_reg_513[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_2_read_reg_513[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_2_read_reg_513[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_2_read_reg_513[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_2_read_reg_513[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_2_read_reg_513[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_2_read_reg_513[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_2_read_reg_513[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_2_read_reg_513[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_2_read_reg_513[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_2_read_reg_513[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_2_read_reg_513[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_2_read_reg_513[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_2_read_reg_513[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_2_read_reg_513[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_2_read_reg_513[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_2_read_reg_513[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_2_read_reg_513[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_2_read_reg_513[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_2_read_reg_513[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_2_read_reg_513[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_2_read_reg_513[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_2_read_reg_513[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_2_read_reg_513[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_2_read_reg_513[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_2_read_reg_513[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_2_read_reg_513[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_2_read_reg_513[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_2_read_reg_513[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_2_read_reg_513[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_513_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_2_read_reg_513[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[2]),
        .Q(gmem_addr_2_reg_482[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[12]),
        .Q(gmem_addr_2_reg_482[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[13]),
        .Q(gmem_addr_2_reg_482[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[14]),
        .Q(gmem_addr_2_reg_482[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[15]),
        .Q(gmem_addr_2_reg_482[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[16]),
        .Q(gmem_addr_2_reg_482[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[17]),
        .Q(gmem_addr_2_reg_482[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[18]),
        .Q(gmem_addr_2_reg_482[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[19]),
        .Q(gmem_addr_2_reg_482[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[20]),
        .Q(gmem_addr_2_reg_482[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[21]),
        .Q(gmem_addr_2_reg_482[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[3]),
        .Q(gmem_addr_2_reg_482[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[22]),
        .Q(gmem_addr_2_reg_482[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[23]),
        .Q(gmem_addr_2_reg_482[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[24]),
        .Q(gmem_addr_2_reg_482[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[25]),
        .Q(gmem_addr_2_reg_482[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[26]),
        .Q(gmem_addr_2_reg_482[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[27]),
        .Q(gmem_addr_2_reg_482[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[28]),
        .Q(gmem_addr_2_reg_482[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[29]),
        .Q(gmem_addr_2_reg_482[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[30]),
        .Q(gmem_addr_2_reg_482[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[31]),
        .Q(gmem_addr_2_reg_482[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[4]),
        .Q(gmem_addr_2_reg_482[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[32]),
        .Q(gmem_addr_2_reg_482[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[33]),
        .Q(gmem_addr_2_reg_482[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[34]),
        .Q(gmem_addr_2_reg_482[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[35]),
        .Q(gmem_addr_2_reg_482[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[36]),
        .Q(gmem_addr_2_reg_482[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[37]),
        .Q(gmem_addr_2_reg_482[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[38]),
        .Q(gmem_addr_2_reg_482[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[39]),
        .Q(gmem_addr_2_reg_482[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[40]),
        .Q(gmem_addr_2_reg_482[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[41]),
        .Q(gmem_addr_2_reg_482[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[5]),
        .Q(gmem_addr_2_reg_482[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[42]),
        .Q(gmem_addr_2_reg_482[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[43]),
        .Q(gmem_addr_2_reg_482[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[44]),
        .Q(gmem_addr_2_reg_482[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[45]),
        .Q(gmem_addr_2_reg_482[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[46]),
        .Q(gmem_addr_2_reg_482[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[47]),
        .Q(gmem_addr_2_reg_482[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[48]),
        .Q(gmem_addr_2_reg_482[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[49]),
        .Q(gmem_addr_2_reg_482[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[50]),
        .Q(gmem_addr_2_reg_482[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[51]),
        .Q(gmem_addr_2_reg_482[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[6]),
        .Q(gmem_addr_2_reg_482[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[52]),
        .Q(gmem_addr_2_reg_482[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[53]),
        .Q(gmem_addr_2_reg_482[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[54]),
        .Q(gmem_addr_2_reg_482[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[55]),
        .Q(gmem_addr_2_reg_482[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[56]),
        .Q(gmem_addr_2_reg_482[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[57]),
        .Q(gmem_addr_2_reg_482[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[58]),
        .Q(gmem_addr_2_reg_482[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[59]),
        .Q(gmem_addr_2_reg_482[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[60]),
        .Q(gmem_addr_2_reg_482[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[61]),
        .Q(gmem_addr_2_reg_482[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[7]),
        .Q(gmem_addr_2_reg_482[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[62]),
        .Q(gmem_addr_2_reg_482[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[63]),
        .Q(gmem_addr_2_reg_482[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[8]),
        .Q(gmem_addr_2_reg_482[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[9]),
        .Q(gmem_addr_2_reg_482[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[10]),
        .Q(gmem_addr_2_reg_482[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_482_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[11]),
        .Q(gmem_addr_2_reg_482[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[2]),
        .Q(gmem_addr_reg_470[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[12]),
        .Q(gmem_addr_reg_470[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[13]),
        .Q(gmem_addr_reg_470[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[14]),
        .Q(gmem_addr_reg_470[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[15]),
        .Q(gmem_addr_reg_470[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[16]),
        .Q(gmem_addr_reg_470[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[17]),
        .Q(gmem_addr_reg_470[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[18]),
        .Q(gmem_addr_reg_470[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[19]),
        .Q(gmem_addr_reg_470[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[20]),
        .Q(gmem_addr_reg_470[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[21]),
        .Q(gmem_addr_reg_470[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[3]),
        .Q(gmem_addr_reg_470[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[22]),
        .Q(gmem_addr_reg_470[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[23]),
        .Q(gmem_addr_reg_470[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[24]),
        .Q(gmem_addr_reg_470[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[25]),
        .Q(gmem_addr_reg_470[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[26]),
        .Q(gmem_addr_reg_470[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[27]),
        .Q(gmem_addr_reg_470[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[28]),
        .Q(gmem_addr_reg_470[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[29]),
        .Q(gmem_addr_reg_470[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[30]),
        .Q(gmem_addr_reg_470[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[31]),
        .Q(gmem_addr_reg_470[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[4]),
        .Q(gmem_addr_reg_470[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[32]),
        .Q(gmem_addr_reg_470[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[33]),
        .Q(gmem_addr_reg_470[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[34]),
        .Q(gmem_addr_reg_470[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[35]),
        .Q(gmem_addr_reg_470[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[36]),
        .Q(gmem_addr_reg_470[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[37]),
        .Q(gmem_addr_reg_470[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[38]),
        .Q(gmem_addr_reg_470[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[39]),
        .Q(gmem_addr_reg_470[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[40]),
        .Q(gmem_addr_reg_470[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[41]),
        .Q(gmem_addr_reg_470[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[5]),
        .Q(gmem_addr_reg_470[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[42]),
        .Q(gmem_addr_reg_470[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[43]),
        .Q(gmem_addr_reg_470[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[44]),
        .Q(gmem_addr_reg_470[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[45]),
        .Q(gmem_addr_reg_470[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[46]),
        .Q(gmem_addr_reg_470[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[47]),
        .Q(gmem_addr_reg_470[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[48]),
        .Q(gmem_addr_reg_470[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[49]),
        .Q(gmem_addr_reg_470[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[50]),
        .Q(gmem_addr_reg_470[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[51]),
        .Q(gmem_addr_reg_470[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[6]),
        .Q(gmem_addr_reg_470[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[52]),
        .Q(gmem_addr_reg_470[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[53]),
        .Q(gmem_addr_reg_470[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[54]),
        .Q(gmem_addr_reg_470[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[55]),
        .Q(gmem_addr_reg_470[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[56]),
        .Q(gmem_addr_reg_470[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[57]),
        .Q(gmem_addr_reg_470[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[58]),
        .Q(gmem_addr_reg_470[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[59]),
        .Q(gmem_addr_reg_470[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[60]),
        .Q(gmem_addr_reg_470[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[61]),
        .Q(gmem_addr_reg_470[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[7]),
        .Q(gmem_addr_reg_470[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[62]),
        .Q(gmem_addr_reg_470[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[63]),
        .Q(gmem_addr_reg_470[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[8]),
        .Q(gmem_addr_reg_470[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[9]),
        .Q(gmem_addr_reg_470[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[10]),
        .Q(gmem_addr_reg_470[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_470_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[11]),
        .Q(gmem_addr_reg_470[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARVALID),
        .Q({ap_CS_fsm_state30,\ap_CS_fsm_reg_n_3_[28] ,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,\ap_CS_fsm_reg_n_3_[18] ,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_3_[8] ,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[11] (gmem_m_axi_U_n_11),
        .\ap_CS_fsm_reg[21] (gmem_m_axi_U_n_12),
        .ap_NS_fsm({ap_NS_fsm[30:29],ap_NS_fsm[23],ap_NS_fsm[20:19],ap_NS_fsm[13],ap_NS_fsm[10:9],ap_NS_fsm[3]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_3),
        .ap_enable_reg_pp0_iter1_2(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8_0),
        .ap_enable_reg_pp0_iter8_1(ap_enable_reg_pp0_iter8_2),
        .ap_enable_reg_pp0_iter8_3(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .dout(gmem_RDATA),
        .\dout_reg[0] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_47),
        .\dout_reg[10] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_57),
        .\dout_reg[11] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_58),
        .\dout_reg[12] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_59),
        .\dout_reg[13] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_60),
        .\dout_reg[14] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_61),
        .\dout_reg[15] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_62),
        .\dout_reg[16] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_63),
        .\dout_reg[17] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_64),
        .\dout_reg[18] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_65),
        .\dout_reg[19] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_66),
        .\dout_reg[1] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_48),
        .\dout_reg[20] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_67),
        .\dout_reg[21] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_68),
        .\dout_reg[22] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_69),
        .\dout_reg[23] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_70),
        .\dout_reg[24] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_71),
        .\dout_reg[25] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_72),
        .\dout_reg[26] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_73),
        .\dout_reg[27] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_74),
        .\dout_reg[28] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_75),
        .\dout_reg[29] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_76),
        .\dout_reg[2] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_49),
        .\dout_reg[30] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_77),
        .\dout_reg[31] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_78),
        .\dout_reg[32] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_79),
        .\dout_reg[33] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_80),
        .\dout_reg[34] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_81),
        .\dout_reg[35] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_82),
        .\dout_reg[36] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_83),
        .\dout_reg[37] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_84),
        .\dout_reg[38] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_85),
        .\dout_reg[39] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_86),
        .\dout_reg[3] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_50),
        .\dout_reg[40] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_87),
        .\dout_reg[41] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_88),
        .\dout_reg[42] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_89),
        .\dout_reg[43] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_90),
        .\dout_reg[44] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_91),
        .\dout_reg[45] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_92),
        .\dout_reg[46] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_93),
        .\dout_reg[47] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_94),
        .\dout_reg[48] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_95),
        .\dout_reg[49] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_96),
        .\dout_reg[4] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_51),
        .\dout_reg[50] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_97),
        .\dout_reg[51] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_98),
        .\dout_reg[52] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_99),
        .\dout_reg[53] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_100),
        .\dout_reg[54] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_101),
        .\dout_reg[55] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_102),
        .\dout_reg[56] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_103),
        .\dout_reg[57] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_104),
        .\dout_reg[58] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_105),
        .\dout_reg[59] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_106),
        .\dout_reg[5] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_52),
        .\dout_reg[60] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_107),
        .\dout_reg[61] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_108),
        .\dout_reg[64] (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_13),
        .\dout_reg[6] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_53),
        .\dout_reg[7] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_54),
        .\dout_reg[8] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_55),
        .\dout_reg[9] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_56),
        .full_n_reg(gmem_m_axi_U_n_6),
        .full_n_reg_0(gmem_m_axi_U_n_8),
        .full_n_reg_1(gmem_m_axi_U_n_10),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_1_reg_476(gmem_addr_1_reg_476),
        .gmem_addr_2_reg_482(gmem_addr_2_reg_482),
        .gmem_addr_reg_470(gmem_addr_reg_470),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264
       (.ADDRARDADDR({grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_39,grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address1}),
        .ADDRBWRADDR(highfreq_shift_reg_address0),
        .\B_V_data_1_payload_A_reg[31] (mul_ln69_reg_521),
        .D(ap_NS_fsm[22:21]),
        .E(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARVALID),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state12,ap_CS_fsm_state2}),
        .S(highfreq_coefs_read_reg_401),
        .SR(ap_rst_n_inv),
        .WEBWE(highfreq_shift_reg_we0),
        .\ap_CS_fsm_reg[20] (grp_fu_375_ce),
        .\ap_CS_fsm_reg[20]_0 (grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_152),
        .\ap_CS_fsm_reg[21] (grp_fu_391_ce),
        .\ap_CS_fsm_reg[21]_0 (gmem_m_axi_U_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .dout_reg(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_56),
        .\dout_reg[16]__0 (gmem_m_axi_U_n_6),
        .dout_reg_0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_57),
        .dout_reg_1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_58),
        .dout_reg_10(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_67),
        .dout_reg_11(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_68),
        .dout_reg_12(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_69),
        .dout_reg_13(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_70),
        .dout_reg_2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_59),
        .dout_reg_3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_60),
        .dout_reg_4(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_61),
        .dout_reg_5(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_62),
        .dout_reg_6(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_63),
        .dout_reg_7(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_64),
        .dout_reg_8(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_65),
        .dout_reg_9(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_66),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_2_reg_482(gmem_addr_2_reg_482),
        .\gmem_addr_read_reg_273_reg[31]_0 (gmem_RDATA),
        .\gmem_addr_reg_262_reg[61]_0 (grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARADDR),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .grp_fu_391_p0(grp_fu_391_p0),
        .grp_fu_391_p1(grp_fu_391_p1),
        .\highfreq_shift_reg_load_reg_268_reg[31]_0 (highfreq_shift_reg_q1),
        .\mul_ln66_reg_278_reg[31]_0 ({grp_fu_391_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .\mul_ln69_reg_521_reg[30] (SIGNAL_OUT_TDATA_int_regslice),
        .tmp_product(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_24),
        .tmp_product_0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_25),
        .tmp_product_1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_26),
        .tmp_product_10(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_35),
        .tmp_product_11(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_36),
        .tmp_product_12(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_37),
        .tmp_product_13(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_38),
        .tmp_product_14(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_71),
        .tmp_product_15(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_72),
        .tmp_product_16(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_73),
        .tmp_product_17(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_74),
        .tmp_product_18(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_75),
        .tmp_product_19(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_76),
        .tmp_product_2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_27),
        .tmp_product_20(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_77),
        .tmp_product_21(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_78),
        .tmp_product_22(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_79),
        .tmp_product_23(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_80),
        .tmp_product_24(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_81),
        .tmp_product_25(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_82),
        .tmp_product_26(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_83),
        .tmp_product_27(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_84),
        .tmp_product_28(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_85),
        .tmp_product_29(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_86),
        .tmp_product_3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_28),
        .tmp_product_30(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_87),
        .tmp_product_4(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_29),
        .tmp_product_5(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_30),
        .tmp_product_6(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_31),
        .tmp_product_7(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_32),
        .tmp_product_8(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_33),
        .tmp_product_9(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_34),
        .tmp_product__0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_39),
        .tmp_product__0_0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_40),
        .tmp_product__0_1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_41),
        .tmp_product__0_10(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_50),
        .tmp_product__0_11(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_51),
        .tmp_product__0_12(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_52),
        .tmp_product__0_13(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_53),
        .tmp_product__0_14(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_54),
        .tmp_product__0_15(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_55),
        .tmp_product__0_2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_42),
        .tmp_product__0_3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_43),
        .tmp_product__0_4(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_44),
        .tmp_product__0_5(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_45),
        .tmp_product__0_6(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_46),
        .tmp_product__0_7(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_47),
        .tmp_product__0_8(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_48),
        .tmp_product__0_9(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_49));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_152),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243
       (.ADDRARDADDR({grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_38,grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address1}),
        .ADDRBWRADDR(lowfreq_shift_reg_address0),
        .D(ap_NS_fsm[2]),
        .E(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARVALID),
        .Q({\ap_CS_fsm_reg_n_3_[25] ,ap_CS_fsm_state20,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .S(lowfreq_coefs_read_reg_411),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SR(ap_rst_n_inv),
        .WEBWE(lowfreq_shift_reg_we0),
        .\ap_CS_fsm_reg[11] (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_47),
        .\ap_CS_fsm_reg[11]_0 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_48),
        .\ap_CS_fsm_reg[11]_1 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_49),
        .\ap_CS_fsm_reg[11]_10 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_58),
        .\ap_CS_fsm_reg[11]_11 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_59),
        .\ap_CS_fsm_reg[11]_12 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_60),
        .\ap_CS_fsm_reg[11]_13 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_61),
        .\ap_CS_fsm_reg[11]_14 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_62),
        .\ap_CS_fsm_reg[11]_15 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_63),
        .\ap_CS_fsm_reg[11]_16 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_64),
        .\ap_CS_fsm_reg[11]_17 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_65),
        .\ap_CS_fsm_reg[11]_18 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_66),
        .\ap_CS_fsm_reg[11]_19 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_67),
        .\ap_CS_fsm_reg[11]_2 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_50),
        .\ap_CS_fsm_reg[11]_20 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_68),
        .\ap_CS_fsm_reg[11]_21 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_69),
        .\ap_CS_fsm_reg[11]_22 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_70),
        .\ap_CS_fsm_reg[11]_23 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_71),
        .\ap_CS_fsm_reg[11]_24 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_72),
        .\ap_CS_fsm_reg[11]_25 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_73),
        .\ap_CS_fsm_reg[11]_26 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_74),
        .\ap_CS_fsm_reg[11]_27 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_75),
        .\ap_CS_fsm_reg[11]_28 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_76),
        .\ap_CS_fsm_reg[11]_29 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_77),
        .\ap_CS_fsm_reg[11]_3 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_51),
        .\ap_CS_fsm_reg[11]_30 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_78),
        .\ap_CS_fsm_reg[11]_31 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_79),
        .\ap_CS_fsm_reg[11]_32 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_80),
        .\ap_CS_fsm_reg[11]_33 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_81),
        .\ap_CS_fsm_reg[11]_34 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_82),
        .\ap_CS_fsm_reg[11]_35 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_83),
        .\ap_CS_fsm_reg[11]_36 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_84),
        .\ap_CS_fsm_reg[11]_37 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_85),
        .\ap_CS_fsm_reg[11]_38 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_86),
        .\ap_CS_fsm_reg[11]_39 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_87),
        .\ap_CS_fsm_reg[11]_4 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_52),
        .\ap_CS_fsm_reg[11]_40 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_88),
        .\ap_CS_fsm_reg[11]_41 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_89),
        .\ap_CS_fsm_reg[11]_42 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_90),
        .\ap_CS_fsm_reg[11]_43 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_91),
        .\ap_CS_fsm_reg[11]_44 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_92),
        .\ap_CS_fsm_reg[11]_45 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_93),
        .\ap_CS_fsm_reg[11]_46 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_94),
        .\ap_CS_fsm_reg[11]_47 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_95),
        .\ap_CS_fsm_reg[11]_48 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_96),
        .\ap_CS_fsm_reg[11]_49 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_97),
        .\ap_CS_fsm_reg[11]_5 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_53),
        .\ap_CS_fsm_reg[11]_50 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_98),
        .\ap_CS_fsm_reg[11]_51 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_99),
        .\ap_CS_fsm_reg[11]_52 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_100),
        .\ap_CS_fsm_reg[11]_53 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_101),
        .\ap_CS_fsm_reg[11]_54 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_102),
        .\ap_CS_fsm_reg[11]_55 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_103),
        .\ap_CS_fsm_reg[11]_56 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_104),
        .\ap_CS_fsm_reg[11]_57 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_105),
        .\ap_CS_fsm_reg[11]_58 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_106),
        .\ap_CS_fsm_reg[11]_59 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_107),
        .\ap_CS_fsm_reg[11]_6 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_54),
        .\ap_CS_fsm_reg[11]_60 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_108),
        .\ap_CS_fsm_reg[11]_7 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_55),
        .\ap_CS_fsm_reg[11]_8 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_56),
        .\ap_CS_fsm_reg[11]_9 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_57),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8_0),
        .ap_rst_n(ap_rst_n),
        .dout_reg(mul_ln49_reg_493),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_reg_273_reg[31]_0 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din0),
        .\gmem_addr_read_reg_273_reg[31]_1 (gmem_RDATA),
        .gmem_addr_reg_470(gmem_addr_reg_470),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_46),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_179),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1),
        .\i_fu_74_reg[0]_0 (gmem_m_axi_U_n_6),
        .lowfreq_accumulate_fu_369_p2(lowfreq_accumulate_fu_369_p2),
        .\lowfreq_shift_reg_load_reg_268_reg[31]_0 (lowfreq_shift_reg_q1),
        .\mem_reg[3][61]_srl4_i_1 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARADDR),
        .\mem_reg[3][61]_srl4_i_1_0 (grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_ARADDR),
        .\mem_reg[3][61]_srl4_i_1_1 (gmem_m_axi_U_n_12),
        .midfreq_shift_reg_d0(midfreq_shift_reg_d0),
        .\mul_ln46_reg_278_reg[31]_0 ({grp_fu_391_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .ram_reg(midfreq_shift_reg_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_179),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254
       (.ADDRARDADDR({grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_7,grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address1}),
        .ADDRBWRADDR(midfreq_shift_reg_address0),
        .D(ap_NS_fsm[12:11]),
        .E(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARVALID),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state20,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .S(midfreq_coefs_read_reg_406),
        .SR(ap_rst_n_inv),
        .WEBWE(midfreq_shift_reg_we0),
        .\ap_CS_fsm_reg[10] (grp_fu_362_ce),
        .\ap_CS_fsm_reg[10]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_120),
        .\ap_CS_fsm_reg[11] (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_13),
        .\ap_CS_fsm_reg[11]_0 (gmem_m_axi_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8_2),
        .ap_rst_n(ap_rst_n),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_1_reg_476(gmem_addr_1_reg_476),
        .\gmem_addr_read_reg_273_reg[0]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_55),
        .\gmem_addr_read_reg_273_reg[10]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_45),
        .\gmem_addr_read_reg_273_reg[11]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_44),
        .\gmem_addr_read_reg_273_reg[12]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_43),
        .\gmem_addr_read_reg_273_reg[13]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_42),
        .\gmem_addr_read_reg_273_reg[14]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_41),
        .\gmem_addr_read_reg_273_reg[15]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_40),
        .\gmem_addr_read_reg_273_reg[16]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_39),
        .\gmem_addr_read_reg_273_reg[17]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_38),
        .\gmem_addr_read_reg_273_reg[18]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_37),
        .\gmem_addr_read_reg_273_reg[19]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_36),
        .\gmem_addr_read_reg_273_reg[1]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_54),
        .\gmem_addr_read_reg_273_reg[20]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_35),
        .\gmem_addr_read_reg_273_reg[21]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_34),
        .\gmem_addr_read_reg_273_reg[22]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_33),
        .\gmem_addr_read_reg_273_reg[23]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_32),
        .\gmem_addr_read_reg_273_reg[24]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_31),
        .\gmem_addr_read_reg_273_reg[25]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_30),
        .\gmem_addr_read_reg_273_reg[26]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_29),
        .\gmem_addr_read_reg_273_reg[27]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_28),
        .\gmem_addr_read_reg_273_reg[28]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_27),
        .\gmem_addr_read_reg_273_reg[29]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_26),
        .\gmem_addr_read_reg_273_reg[2]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_53),
        .\gmem_addr_read_reg_273_reg[30]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_25),
        .\gmem_addr_read_reg_273_reg[31]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_24),
        .\gmem_addr_read_reg_273_reg[31]_1 (gmem_RDATA),
        .\gmem_addr_read_reg_273_reg[3]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_52),
        .\gmem_addr_read_reg_273_reg[4]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_51),
        .\gmem_addr_read_reg_273_reg[5]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_50),
        .\gmem_addr_read_reg_273_reg[6]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_49),
        .\gmem_addr_read_reg_273_reg[7]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_48),
        .\gmem_addr_read_reg_273_reg[8]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_47),
        .\gmem_addr_read_reg_273_reg[9]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_46),
        .\gmem_addr_reg_262_reg[61]_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARADDR),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY),
        .highfreq_shift_reg_d0(highfreq_shift_reg_d0),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_87),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_77),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_76),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_75),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_74),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_73),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_72),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_71),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_70),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_69),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_68),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_86),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_67),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_66),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_65),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_64),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_63),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_62),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_61),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_60),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_59),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_58),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_85),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_57),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_56),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_84),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_83),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_82),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_81),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_80),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_79),
        .\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0 (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_78),
        .\midfreq_shift_reg_load_reg_268_reg[31]_0 (midfreq_shift_reg_q1),
        .\mul_ln56_reg_278_reg[31]_0 ({grp_fu_391_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .ram_reg(highfreq_shift_reg_q1),
        .ram_reg_i_53_0(mul_ln59_reg_508),
        .tmp_product(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din0),
        .tmp_product_0(gmem_addr_2_read_reg_513));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_120),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \highfreq_coefs_read_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(highfreq_coefs[1]),
        .Q(highfreq_coefs_read_reg_401),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W highfreq_shift_reg_U
       (.ADDRARDADDR({grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_n_39,grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address1}),
        .ADDRBWRADDR(highfreq_shift_reg_address0),
        .WEBWE(highfreq_shift_reg_we0),
        .ap_clk(ap_clk),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1),
        .highfreq_shift_reg_d0(highfreq_shift_reg_d0),
        .ram_reg_0(highfreq_shift_reg_q1));
  FDRE \lowfreq_coefs_read_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(lowfreq_coefs[1]),
        .Q(lowfreq_coefs_read_reg_411),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0 lowfreq_shift_reg_U
       (.ADDRARDADDR({grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_38,grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address1}),
        .ADDRBWRADDR(lowfreq_shift_reg_address0),
        .Q(tmp_data_V_reg_434),
        .WEBWE(lowfreq_shift_reg_we0),
        .ap_clk(ap_clk),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1),
        .ram_reg_0(lowfreq_shift_reg_q1),
        .ram_reg_1(ap_CS_fsm_state3));
  FDRE \midfreq_coefs_read_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(midfreq_coefs[1]),
        .Q(midfreq_coefs_read_reg_406),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1 midfreq_shift_reg_U
       (.ADDRARDADDR({grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_n_7,grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address1}),
        .ADDRBWRADDR(midfreq_shift_reg_address0),
        .WEBWE(midfreq_shift_reg_we0),
        .ap_clk(ap_clk),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1),
        .midfreq_shift_reg_d0(midfreq_shift_reg_d0),
        .ram_reg_0(midfreq_shift_reg_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U16
       (.D(SIGNAL_IN_TDATA_int_regslice),
        .E(grp_fu_362_ce),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout_reg_0({dout_reg__1,mul_32s_32s_32_2_1_U16_n_19,mul_32s_32s_32_2_1_U16_n_20,mul_32s_32s_32_2_1_U16_n_21,mul_32s_32s_32_2_1_U16_n_22,mul_32s_32s_32_2_1_U16_n_23,mul_32s_32s_32_2_1_U16_n_24,mul_32s_32s_32_2_1_U16_n_25,mul_32s_32s_32_2_1_U16_n_26,mul_32s_32s_32_2_1_U16_n_27,mul_32s_32s_32_2_1_U16_n_28,mul_32s_32s_32_2_1_U16_n_29,mul_32s_32s_32_2_1_U16_n_30,mul_32s_32s_32_2_1_U16_n_31,mul_32s_32s_32_2_1_U16_n_32,mul_32s_32s_32_2_1_U16_n_33,mul_32s_32s_32_2_1_U16_n_34}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2 mul_32s_32s_32_2_1_U17
       (.D({dout_reg__1_4,mul_32s_32s_32_2_1_U17_n_19,mul_32s_32s_32_2_1_U17_n_20,mul_32s_32s_32_2_1_U17_n_21,mul_32s_32s_32_2_1_U17_n_22,mul_32s_32s_32_2_1_U17_n_23,mul_32s_32s_32_2_1_U17_n_24,mul_32s_32s_32_2_1_U17_n_25,mul_32s_32s_32_2_1_U17_n_26,mul_32s_32s_32_2_1_U17_n_27,mul_32s_32s_32_2_1_U17_n_28,mul_32s_32s_32_2_1_U17_n_29,mul_32s_32s_32_2_1_U17_n_30,mul_32s_32s_32_2_1_U17_n_31,mul_32s_32s_32_2_1_U17_n_32,mul_32s_32s_32_2_1_U17_n_33,mul_32s_32s_32_2_1_U17_n_34}),
        .E(grp_fu_375_ce),
        .Q(ap_CS_fsm_state20),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .lowfreq_accumulate_fu_369_p2(lowfreq_accumulate_fu_369_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3 mul_32s_32s_32_2_1_U18
       (.E(grp_fu_391_ce),
        .ap_clk(ap_clk),
        .dout_reg_0({grp_fu_391_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .grp_fu_391_p0(grp_fu_391_p0),
        .grp_fu_391_p1(grp_fu_391_p1));
  FDRE \mul_ln49_reg_493_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_34),
        .Q(mul_ln49_reg_493[0]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_24),
        .Q(mul_ln49_reg_493[10]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_23),
        .Q(mul_ln49_reg_493[11]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_22),
        .Q(mul_ln49_reg_493[12]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_21),
        .Q(mul_ln49_reg_493[13]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_20),
        .Q(mul_ln49_reg_493[14]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_19),
        .Q(mul_ln49_reg_493[15]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[16]),
        .Q(mul_ln49_reg_493[16]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[17]),
        .Q(mul_ln49_reg_493[17]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[18]),
        .Q(mul_ln49_reg_493[18]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[19]),
        .Q(mul_ln49_reg_493[19]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_33),
        .Q(mul_ln49_reg_493[1]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[20]),
        .Q(mul_ln49_reg_493[20]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[21]),
        .Q(mul_ln49_reg_493[21]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[22]),
        .Q(mul_ln49_reg_493[22]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[23]),
        .Q(mul_ln49_reg_493[23]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[24]),
        .Q(mul_ln49_reg_493[24]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[25]),
        .Q(mul_ln49_reg_493[25]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[26]),
        .Q(mul_ln49_reg_493[26]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[27]),
        .Q(mul_ln49_reg_493[27]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[28]),
        .Q(mul_ln49_reg_493[28]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[29]),
        .Q(mul_ln49_reg_493[29]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_32),
        .Q(mul_ln49_reg_493[2]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[30]),
        .Q(mul_ln49_reg_493[30]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(dout_reg__1[31]),
        .Q(mul_ln49_reg_493[31]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_31),
        .Q(mul_ln49_reg_493[3]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_30),
        .Q(mul_ln49_reg_493[4]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_29),
        .Q(mul_ln49_reg_493[5]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_28),
        .Q(mul_ln49_reg_493[6]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_27),
        .Q(mul_ln49_reg_493[7]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_26),
        .Q(mul_ln49_reg_493[8]),
        .R(1'b0));
  FDRE \mul_ln49_reg_493_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_32s_32s_32_2_1_U16_n_25),
        .Q(mul_ln49_reg_493[9]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_34),
        .Q(mul_ln59_reg_508[0]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_24),
        .Q(mul_ln59_reg_508[10]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_23),
        .Q(mul_ln59_reg_508[11]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_22),
        .Q(mul_ln59_reg_508[12]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_21),
        .Q(mul_ln59_reg_508[13]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_20),
        .Q(mul_ln59_reg_508[14]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_19),
        .Q(mul_ln59_reg_508[15]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[16]),
        .Q(mul_ln59_reg_508[16]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[17]),
        .Q(mul_ln59_reg_508[17]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[18]),
        .Q(mul_ln59_reg_508[18]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[19]),
        .Q(mul_ln59_reg_508[19]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_33),
        .Q(mul_ln59_reg_508[1]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[20]),
        .Q(mul_ln59_reg_508[20]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[21]),
        .Q(mul_ln59_reg_508[21]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[22]),
        .Q(mul_ln59_reg_508[22]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[23]),
        .Q(mul_ln59_reg_508[23]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[24]),
        .Q(mul_ln59_reg_508[24]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[25]),
        .Q(mul_ln59_reg_508[25]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[26]),
        .Q(mul_ln59_reg_508[26]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[27]),
        .Q(mul_ln59_reg_508[27]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[28]),
        .Q(mul_ln59_reg_508[28]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[29]),
        .Q(mul_ln59_reg_508[29]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_32),
        .Q(mul_ln59_reg_508[2]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[30]),
        .Q(mul_ln59_reg_508[30]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(dout_reg__1_4[31]),
        .Q(mul_ln59_reg_508[31]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_31),
        .Q(mul_ln59_reg_508[3]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_30),
        .Q(mul_ln59_reg_508[4]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_29),
        .Q(mul_ln59_reg_508[5]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_28),
        .Q(mul_ln59_reg_508[6]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_27),
        .Q(mul_ln59_reg_508[7]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_26),
        .Q(mul_ln59_reg_508[8]),
        .R(1'b0));
  FDRE \mul_ln59_reg_508_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(mul_32s_32s_32_2_1_U17_n_25),
        .Q(mul_ln59_reg_508[9]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_34),
        .Q(mul_ln69_reg_521[0]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_24),
        .Q(mul_ln69_reg_521[10]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_23),
        .Q(mul_ln69_reg_521[11]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_22),
        .Q(mul_ln69_reg_521[12]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_21),
        .Q(mul_ln69_reg_521[13]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_20),
        .Q(mul_ln69_reg_521[14]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_19),
        .Q(mul_ln69_reg_521[15]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[16]),
        .Q(mul_ln69_reg_521[16]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[17]),
        .Q(mul_ln69_reg_521[17]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[18]),
        .Q(mul_ln69_reg_521[18]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[19]),
        .Q(mul_ln69_reg_521[19]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_33),
        .Q(mul_ln69_reg_521[1]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[20]),
        .Q(mul_ln69_reg_521[20]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[21]),
        .Q(mul_ln69_reg_521[21]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[22]),
        .Q(mul_ln69_reg_521[22]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[23]),
        .Q(mul_ln69_reg_521[23]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[24]),
        .Q(mul_ln69_reg_521[24]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[25]),
        .Q(mul_ln69_reg_521[25]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[26]),
        .Q(mul_ln69_reg_521[26]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[27]),
        .Q(mul_ln69_reg_521[27]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[28]),
        .Q(mul_ln69_reg_521[28]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[29]),
        .Q(mul_ln69_reg_521[29]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_32),
        .Q(mul_ln69_reg_521[2]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[30]),
        .Q(mul_ln69_reg_521[30]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(grp_fu_391_p2[31]),
        .Q(mul_ln69_reg_521[31]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_31),
        .Q(mul_ln69_reg_521[3]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_30),
        .Q(mul_ln69_reg_521[4]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_29),
        .Q(mul_ln69_reg_521[5]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_28),
        .Q(mul_ln69_reg_521[6]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_27),
        .Q(mul_ln69_reg_521[7]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_26),
        .Q(mul_ln69_reg_521[8]),
        .R(1'b0));
  FDRE \mul_ln69_reg_521_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_2_1_U18_n_25),
        .Q(mul_ln69_reg_521[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both regslice_both_SIGNAL_IN_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 (SIGNAL_IN_TDATA_int_regslice),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TDATA(SIGNAL_IN_TDATA),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_IN_TREADY),
        .\ap_CS_fsm_reg[1] (gmem_m_axi_U_n_12),
        .\ap_CS_fsm_reg[1]_0 (gmem_m_axi_U_n_11),
        .\ap_CS_fsm_reg[1]_1 (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_n_46),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_4_n_3 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm[1]_i_5_n_3 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4 regslice_both_SIGNAL_IN_V_dest_V_U
       (.D(SIGNAL_IN_TDEST_int_regslice),
        .Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TDEST(SIGNAL_IN_TDEST),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3 regslice_both_SIGNAL_IN_V_id_V_U
       (.D(SIGNAL_IN_TID_int_regslice),
        .Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TID(SIGNAL_IN_TID),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0 regslice_both_SIGNAL_IN_V_keep_V_U
       (.D(SIGNAL_IN_TKEEP_int_regslice),
        .Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TKEEP(SIGNAL_IN_TKEEP),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2 regslice_both_SIGNAL_IN_V_last_V_U
       (.Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TLAST(SIGNAL_IN_TLAST),
        .SIGNAL_IN_TLAST_int_regslice(SIGNAL_IN_TLAST_int_regslice),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4 regslice_both_SIGNAL_IN_V_strb_V_U
       (.D(SIGNAL_IN_TSTRB_int_regslice),
        .Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TSTRB(SIGNAL_IN_TSTRB),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1 regslice_both_SIGNAL_IN_V_user_V_U
       (.D(SIGNAL_IN_TUSER_int_regslice),
        .Q(ap_CS_fsm_state1),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SIGNAL_IN_TUSER(SIGNAL_IN_TUSER),
        .SIGNAL_IN_TVALID(SIGNAL_IN_TVALID),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5 regslice_both_SIGNAL_OUT_V_data_V_U
       (.\B_V_data_1_payload_A_reg[31]_0 (SIGNAL_OUT_TDATA_int_regslice),
        .\B_V_data_1_state_reg[0]_0 (SIGNAL_OUT_TVALID),
        .D({ap_NS_fsm[33:32],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state1}),
        .SIGNAL_IN_TVALID_int_regslice(SIGNAL_IN_TVALID_int_regslice),
        .SIGNAL_OUT_TDATA(SIGNAL_OUT_TDATA),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6 regslice_both_SIGNAL_OUT_V_dest_V_U
       (.\B_V_data_1_payload_A_reg[5]_0 (tmp_dest_V_reg_465),
        .Q(ap_CS_fsm_state33),
        .SIGNAL_OUT_TDEST(SIGNAL_OUT_TDEST),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7 regslice_both_SIGNAL_OUT_V_id_V_U
       (.\B_V_data_1_payload_A_reg[4]_0 (tmp_id_V_reg_460),
        .Q(ap_CS_fsm_state33),
        .SIGNAL_OUT_TID(SIGNAL_OUT_TID),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8 regslice_both_SIGNAL_OUT_V_keep_V_U
       (.\B_V_data_1_payload_A_reg[3]_0 (tmp_keep_V_reg_440),
        .Q(ap_CS_fsm_state33),
        .SIGNAL_OUT_TKEEP(SIGNAL_OUT_TKEEP),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9 regslice_both_SIGNAL_OUT_V_last_V_U
       (.Q(ap_CS_fsm_state33),
        .SIGNAL_OUT_TLAST(SIGNAL_OUT_TLAST),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .tmp_last_V_reg_455(tmp_last_V_reg_455));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10 regslice_both_SIGNAL_OUT_V_strb_V_U
       (.\B_V_data_1_payload_A_reg[3]_0 (tmp_strb_V_reg_445),
        .Q(ap_CS_fsm_state33),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SIGNAL_OUT_TSTRB(SIGNAL_OUT_TSTRB),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11 regslice_both_SIGNAL_OUT_V_user_V_U
       (.\B_V_data_1_payload_A_reg[1]_0 (tmp_user_V_reg_450),
        .Q(ap_CS_fsm_state33),
        .SIGNAL_OUT_TREADY(SIGNAL_OUT_TREADY),
        .SIGNAL_OUT_TUSER(SIGNAL_OUT_TUSER),
        .SR(ap_rst_n_inv),
        .ack_in(SIGNAL_OUT_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  FDRE \tmp_data_V_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[0]),
        .Q(tmp_data_V_reg_434[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[10]),
        .Q(tmp_data_V_reg_434[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[11]),
        .Q(tmp_data_V_reg_434[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[12]),
        .Q(tmp_data_V_reg_434[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[13]),
        .Q(tmp_data_V_reg_434[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[14]),
        .Q(tmp_data_V_reg_434[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[15]),
        .Q(tmp_data_V_reg_434[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[16]),
        .Q(tmp_data_V_reg_434[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[17]),
        .Q(tmp_data_V_reg_434[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[18]),
        .Q(tmp_data_V_reg_434[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[19]),
        .Q(tmp_data_V_reg_434[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[1]),
        .Q(tmp_data_V_reg_434[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[20]),
        .Q(tmp_data_V_reg_434[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[21]),
        .Q(tmp_data_V_reg_434[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[22]),
        .Q(tmp_data_V_reg_434[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[23]),
        .Q(tmp_data_V_reg_434[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[24]),
        .Q(tmp_data_V_reg_434[24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[25]),
        .Q(tmp_data_V_reg_434[25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[26]),
        .Q(tmp_data_V_reg_434[26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[27]),
        .Q(tmp_data_V_reg_434[27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[28]),
        .Q(tmp_data_V_reg_434[28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[29]),
        .Q(tmp_data_V_reg_434[29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[2]),
        .Q(tmp_data_V_reg_434[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[30]),
        .Q(tmp_data_V_reg_434[30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[31]),
        .Q(tmp_data_V_reg_434[31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[3]),
        .Q(tmp_data_V_reg_434[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[4]),
        .Q(tmp_data_V_reg_434[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[5]),
        .Q(tmp_data_V_reg_434[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[6]),
        .Q(tmp_data_V_reg_434[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[7]),
        .Q(tmp_data_V_reg_434[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[8]),
        .Q(tmp_data_V_reg_434[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_434_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDATA_int_regslice[9]),
        .Q(tmp_data_V_reg_434[9]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDEST_int_regslice[0]),
        .Q(tmp_dest_V_reg_465[0]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDEST_int_regslice[1]),
        .Q(tmp_dest_V_reg_465[1]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDEST_int_regslice[2]),
        .Q(tmp_dest_V_reg_465[2]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDEST_int_regslice[3]),
        .Q(tmp_dest_V_reg_465[3]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDEST_int_regslice[4]),
        .Q(tmp_dest_V_reg_465[4]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TDEST_int_regslice[5]),
        .Q(tmp_dest_V_reg_465[5]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TID_int_regslice[0]),
        .Q(tmp_id_V_reg_460[0]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TID_int_regslice[1]),
        .Q(tmp_id_V_reg_460[1]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TID_int_regslice[2]),
        .Q(tmp_id_V_reg_460[2]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TID_int_regslice[3]),
        .Q(tmp_id_V_reg_460[3]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TID_int_regslice[4]),
        .Q(tmp_id_V_reg_460[4]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TKEEP_int_regslice[0]),
        .Q(tmp_keep_V_reg_440[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TKEEP_int_regslice[1]),
        .Q(tmp_keep_V_reg_440[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TKEEP_int_regslice[2]),
        .Q(tmp_keep_V_reg_440[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TKEEP_int_regslice[3]),
        .Q(tmp_keep_V_reg_440[3]),
        .R(1'b0));
  FDRE \tmp_last_V_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TLAST_int_regslice),
        .Q(tmp_last_V_reg_455),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TSTRB_int_regslice[0]),
        .Q(tmp_strb_V_reg_445[0]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TSTRB_int_regslice[1]),
        .Q(tmp_strb_V_reg_445[1]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TSTRB_int_regslice[2]),
        .Q(tmp_strb_V_reg_445[2]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TSTRB_int_regslice[3]),
        .Q(tmp_strb_V_reg_445[3]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TUSER_int_regslice[0]),
        .Q(tmp_user_V_reg_450[0]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(SIGNAL_IN_TUSER_int_regslice[1]),
        .Q(tmp_user_V_reg_450[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_control_s_axi
   (midfreq_coefs,
    highfreq_coefs,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    lowfreq_coefs,
    s_axi_control_RDATA,
    s_axi_control_ARADDR,
    SR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output [62:0]midfreq_coefs;
  output [62:0]highfreq_coefs;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [62:0]lowfreq_coefs;
  output [31:0]s_axi_control_RDATA;
  input [5:0]s_axi_control_ARADDR;
  input [0:0]SR;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire [62:0]highfreq_coefs;
  wire \int_highfreq_coefs[31]_i_1_n_3 ;
  wire \int_highfreq_coefs[63]_i_1_n_3 ;
  wire [31:0]int_highfreq_coefs_reg0;
  wire [31:0]int_highfreq_coefs_reg01_out;
  wire \int_highfreq_coefs_reg_n_3_[0] ;
  wire \int_lowfreq_coefs[31]_i_1_n_3 ;
  wire \int_lowfreq_coefs[31]_i_3_n_3 ;
  wire [31:0]int_lowfreq_coefs_reg0;
  wire [31:0]int_lowfreq_coefs_reg06_out;
  wire \int_lowfreq_coefs_reg_n_3_[0] ;
  wire \int_midfreq_coefs[31]_i_1_n_3 ;
  wire \int_midfreq_coefs[63]_i_1_n_3 ;
  wire [31:0]int_midfreq_coefs_reg0;
  wire [31:0]int_midfreq_coefs_reg03_out;
  wire \int_midfreq_coefs_reg_n_3_[0] ;
  wire [62:0]lowfreq_coefs;
  wire [62:0]midfreq_coefs;
  wire p_0_in;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[16]_i_3_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[17]_i_3_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[18]_i_3_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[19]_i_3_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[20]_i_3_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[21]_i_3_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[22]_i_3_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[23]_i_3_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[24]_i_3_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[25]_i_3_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[26]_i_3_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[27]_i_3_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[28]_i_3_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[29]_i_3_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[30]_i_3_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_2_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_3_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_highfreq_coefs_reg_n_3_[0] ),
        .O(int_highfreq_coefs_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[9]),
        .O(int_highfreq_coefs_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[10]),
        .O(int_highfreq_coefs_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[11]),
        .O(int_highfreq_coefs_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[12]),
        .O(int_highfreq_coefs_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[13]),
        .O(int_highfreq_coefs_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[14]),
        .O(int_highfreq_coefs_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[15]),
        .O(int_highfreq_coefs_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[16]),
        .O(int_highfreq_coefs_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[17]),
        .O(int_highfreq_coefs_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[18]),
        .O(int_highfreq_coefs_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[0]),
        .O(int_highfreq_coefs_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[19]),
        .O(int_highfreq_coefs_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[20]),
        .O(int_highfreq_coefs_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[21]),
        .O(int_highfreq_coefs_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[22]),
        .O(int_highfreq_coefs_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[23]),
        .O(int_highfreq_coefs_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[24]),
        .O(int_highfreq_coefs_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[25]),
        .O(int_highfreq_coefs_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[26]),
        .O(int_highfreq_coefs_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[27]),
        .O(int_highfreq_coefs_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[28]),
        .O(int_highfreq_coefs_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[1]),
        .O(int_highfreq_coefs_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[29]),
        .O(int_highfreq_coefs_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_highfreq_coefs[31]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_lowfreq_coefs[31]_i_3_n_3 ),
        .O(\int_highfreq_coefs[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[30]),
        .O(int_highfreq_coefs_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[31]),
        .O(int_highfreq_coefs_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[32]),
        .O(int_highfreq_coefs_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[33]),
        .O(int_highfreq_coefs_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[34]),
        .O(int_highfreq_coefs_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[35]),
        .O(int_highfreq_coefs_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[36]),
        .O(int_highfreq_coefs_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[37]),
        .O(int_highfreq_coefs_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[38]),
        .O(int_highfreq_coefs_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[2]),
        .O(int_highfreq_coefs_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[39]),
        .O(int_highfreq_coefs_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[40]),
        .O(int_highfreq_coefs_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[41]),
        .O(int_highfreq_coefs_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[42]),
        .O(int_highfreq_coefs_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[43]),
        .O(int_highfreq_coefs_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[44]),
        .O(int_highfreq_coefs_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[45]),
        .O(int_highfreq_coefs_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[46]),
        .O(int_highfreq_coefs_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[47]),
        .O(int_highfreq_coefs_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[48]),
        .O(int_highfreq_coefs_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[3]),
        .O(int_highfreq_coefs_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[49]),
        .O(int_highfreq_coefs_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[50]),
        .O(int_highfreq_coefs_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[51]),
        .O(int_highfreq_coefs_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[52]),
        .O(int_highfreq_coefs_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[53]),
        .O(int_highfreq_coefs_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(highfreq_coefs[54]),
        .O(int_highfreq_coefs_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[55]),
        .O(int_highfreq_coefs_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[56]),
        .O(int_highfreq_coefs_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[57]),
        .O(int_highfreq_coefs_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[58]),
        .O(int_highfreq_coefs_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[4]),
        .O(int_highfreq_coefs_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[59]),
        .O(int_highfreq_coefs_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[60]),
        .O(int_highfreq_coefs_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[61]),
        .O(int_highfreq_coefs_reg0[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_highfreq_coefs[63]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_lowfreq_coefs[31]_i_3_n_3 ),
        .O(\int_highfreq_coefs[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(highfreq_coefs[62]),
        .O(int_highfreq_coefs_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[5]),
        .O(int_highfreq_coefs_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(highfreq_coefs[6]),
        .O(int_highfreq_coefs_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[7]),
        .O(int_highfreq_coefs_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_highfreq_coefs[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(highfreq_coefs[8]),
        .O(int_highfreq_coefs_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[0] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[0]),
        .Q(\int_highfreq_coefs_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[10] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[10]),
        .Q(highfreq_coefs[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[11] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[11]),
        .Q(highfreq_coefs[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[12] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[12]),
        .Q(highfreq_coefs[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[13] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[13]),
        .Q(highfreq_coefs[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[14] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[14]),
        .Q(highfreq_coefs[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[15] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[15]),
        .Q(highfreq_coefs[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[16] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[16]),
        .Q(highfreq_coefs[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[17] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[17]),
        .Q(highfreq_coefs[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[18] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[18]),
        .Q(highfreq_coefs[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[19] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[19]),
        .Q(highfreq_coefs[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[1] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[1]),
        .Q(highfreq_coefs[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[20] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[20]),
        .Q(highfreq_coefs[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[21] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[21]),
        .Q(highfreq_coefs[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[22] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[22]),
        .Q(highfreq_coefs[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[23] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[23]),
        .Q(highfreq_coefs[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[24] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[24]),
        .Q(highfreq_coefs[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[25] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[25]),
        .Q(highfreq_coefs[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[26] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[26]),
        .Q(highfreq_coefs[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[27] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[27]),
        .Q(highfreq_coefs[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[28] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[28]),
        .Q(highfreq_coefs[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[29] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[29]),
        .Q(highfreq_coefs[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[2] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[2]),
        .Q(highfreq_coefs[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[30] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[30]),
        .Q(highfreq_coefs[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[31] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[31]),
        .Q(highfreq_coefs[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[32] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[0]),
        .Q(highfreq_coefs[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[33] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[1]),
        .Q(highfreq_coefs[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[34] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[2]),
        .Q(highfreq_coefs[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[35] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[3]),
        .Q(highfreq_coefs[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[36] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[4]),
        .Q(highfreq_coefs[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[37] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[5]),
        .Q(highfreq_coefs[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[38] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[6]),
        .Q(highfreq_coefs[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[39] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[7]),
        .Q(highfreq_coefs[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[3] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[3]),
        .Q(highfreq_coefs[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[40] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[8]),
        .Q(highfreq_coefs[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[41] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[9]),
        .Q(highfreq_coefs[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[42] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[10]),
        .Q(highfreq_coefs[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[43] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[11]),
        .Q(highfreq_coefs[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[44] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[12]),
        .Q(highfreq_coefs[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[45] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[13]),
        .Q(highfreq_coefs[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[46] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[14]),
        .Q(highfreq_coefs[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[47] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[15]),
        .Q(highfreq_coefs[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[48] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[16]),
        .Q(highfreq_coefs[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[49] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[17]),
        .Q(highfreq_coefs[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[4] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[4]),
        .Q(highfreq_coefs[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[50] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[18]),
        .Q(highfreq_coefs[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[51] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[19]),
        .Q(highfreq_coefs[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[52] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[20]),
        .Q(highfreq_coefs[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[53] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[21]),
        .Q(highfreq_coefs[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[54] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[22]),
        .Q(highfreq_coefs[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[55] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[23]),
        .Q(highfreq_coefs[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[56] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[24]),
        .Q(highfreq_coefs[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[57] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[25]),
        .Q(highfreq_coefs[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[58] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[26]),
        .Q(highfreq_coefs[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[59] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[27]),
        .Q(highfreq_coefs[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[5] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[5]),
        .Q(highfreq_coefs[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[60] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[28]),
        .Q(highfreq_coefs[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[61] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[29]),
        .Q(highfreq_coefs[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[62] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[30]),
        .Q(highfreq_coefs[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[63] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[63]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg0[31]),
        .Q(highfreq_coefs[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[6] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[6]),
        .Q(highfreq_coefs[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[7] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[7]),
        .Q(highfreq_coefs[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[8] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[8]),
        .Q(highfreq_coefs[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_highfreq_coefs_reg[9] 
       (.C(ap_clk),
        .CE(\int_highfreq_coefs[31]_i_1_n_3 ),
        .D(int_highfreq_coefs_reg01_out[9]),
        .Q(highfreq_coefs[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_lowfreq_coefs_reg_n_3_[0] ),
        .O(int_lowfreq_coefs_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[9]),
        .O(int_lowfreq_coefs_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[10]),
        .O(int_lowfreq_coefs_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[11]),
        .O(int_lowfreq_coefs_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[12]),
        .O(int_lowfreq_coefs_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[13]),
        .O(int_lowfreq_coefs_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[14]),
        .O(int_lowfreq_coefs_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[15]),
        .O(int_lowfreq_coefs_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[16]),
        .O(int_lowfreq_coefs_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[17]),
        .O(int_lowfreq_coefs_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[18]),
        .O(int_lowfreq_coefs_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[0]),
        .O(int_lowfreq_coefs_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[19]),
        .O(int_lowfreq_coefs_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[20]),
        .O(int_lowfreq_coefs_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[21]),
        .O(int_lowfreq_coefs_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[22]),
        .O(int_lowfreq_coefs_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[23]),
        .O(int_lowfreq_coefs_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[24]),
        .O(int_lowfreq_coefs_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[25]),
        .O(int_lowfreq_coefs_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[26]),
        .O(int_lowfreq_coefs_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[27]),
        .O(int_lowfreq_coefs_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[28]),
        .O(int_lowfreq_coefs_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[1]),
        .O(int_lowfreq_coefs_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[29]),
        .O(int_lowfreq_coefs_reg06_out[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_lowfreq_coefs[31]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_lowfreq_coefs[31]_i_3_n_3 ),
        .O(\int_lowfreq_coefs[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[30]),
        .O(int_lowfreq_coefs_reg06_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_lowfreq_coefs[31]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_lowfreq_coefs[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[31]),
        .O(int_lowfreq_coefs_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[32]),
        .O(int_lowfreq_coefs_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[33]),
        .O(int_lowfreq_coefs_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[34]),
        .O(int_lowfreq_coefs_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[35]),
        .O(int_lowfreq_coefs_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[36]),
        .O(int_lowfreq_coefs_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[37]),
        .O(int_lowfreq_coefs_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[38]),
        .O(int_lowfreq_coefs_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[2]),
        .O(int_lowfreq_coefs_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[39]),
        .O(int_lowfreq_coefs_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[40]),
        .O(int_lowfreq_coefs_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[41]),
        .O(int_lowfreq_coefs_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[42]),
        .O(int_lowfreq_coefs_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[43]),
        .O(int_lowfreq_coefs_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[44]),
        .O(int_lowfreq_coefs_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[45]),
        .O(int_lowfreq_coefs_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[46]),
        .O(int_lowfreq_coefs_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[47]),
        .O(int_lowfreq_coefs_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[48]),
        .O(int_lowfreq_coefs_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[3]),
        .O(int_lowfreq_coefs_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[49]),
        .O(int_lowfreq_coefs_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[50]),
        .O(int_lowfreq_coefs_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[51]),
        .O(int_lowfreq_coefs_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[52]),
        .O(int_lowfreq_coefs_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[53]),
        .O(int_lowfreq_coefs_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(lowfreq_coefs[54]),
        .O(int_lowfreq_coefs_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[55]),
        .O(int_lowfreq_coefs_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[56]),
        .O(int_lowfreq_coefs_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[57]),
        .O(int_lowfreq_coefs_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[58]),
        .O(int_lowfreq_coefs_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[4]),
        .O(int_lowfreq_coefs_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[59]),
        .O(int_lowfreq_coefs_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[60]),
        .O(int_lowfreq_coefs_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[61]),
        .O(int_lowfreq_coefs_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_lowfreq_coefs[63]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_lowfreq_coefs[31]_i_3_n_3 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(lowfreq_coefs[62]),
        .O(int_lowfreq_coefs_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[5]),
        .O(int_lowfreq_coefs_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(lowfreq_coefs[6]),
        .O(int_lowfreq_coefs_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[7]),
        .O(int_lowfreq_coefs_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_lowfreq_coefs[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(lowfreq_coefs[8]),
        .O(int_lowfreq_coefs_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[0] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[0]),
        .Q(\int_lowfreq_coefs_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[10] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[10]),
        .Q(lowfreq_coefs[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[11] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[11]),
        .Q(lowfreq_coefs[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[12] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[12]),
        .Q(lowfreq_coefs[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[13] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[13]),
        .Q(lowfreq_coefs[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[14] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[14]),
        .Q(lowfreq_coefs[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[15] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[15]),
        .Q(lowfreq_coefs[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[16] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[16]),
        .Q(lowfreq_coefs[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[17] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[17]),
        .Q(lowfreq_coefs[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[18] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[18]),
        .Q(lowfreq_coefs[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[19] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[19]),
        .Q(lowfreq_coefs[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[1] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[1]),
        .Q(lowfreq_coefs[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[20] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[20]),
        .Q(lowfreq_coefs[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[21] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[21]),
        .Q(lowfreq_coefs[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[22] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[22]),
        .Q(lowfreq_coefs[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[23] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[23]),
        .Q(lowfreq_coefs[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[24] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[24]),
        .Q(lowfreq_coefs[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[25] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[25]),
        .Q(lowfreq_coefs[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[26] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[26]),
        .Q(lowfreq_coefs[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[27] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[27]),
        .Q(lowfreq_coefs[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[28] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[28]),
        .Q(lowfreq_coefs[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[29] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[29]),
        .Q(lowfreq_coefs[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[2] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[2]),
        .Q(lowfreq_coefs[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[30] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[30]),
        .Q(lowfreq_coefs[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[31] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[31]),
        .Q(lowfreq_coefs[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[0]),
        .Q(lowfreq_coefs[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[1]),
        .Q(lowfreq_coefs[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[2]),
        .Q(lowfreq_coefs[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[3]),
        .Q(lowfreq_coefs[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[4]),
        .Q(lowfreq_coefs[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[5]),
        .Q(lowfreq_coefs[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[6]),
        .Q(lowfreq_coefs[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[7]),
        .Q(lowfreq_coefs[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[3] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[3]),
        .Q(lowfreq_coefs[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[8]),
        .Q(lowfreq_coefs[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[9]),
        .Q(lowfreq_coefs[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[10]),
        .Q(lowfreq_coefs[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[11]),
        .Q(lowfreq_coefs[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[12]),
        .Q(lowfreq_coefs[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[13]),
        .Q(lowfreq_coefs[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[14]),
        .Q(lowfreq_coefs[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[15]),
        .Q(lowfreq_coefs[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[16]),
        .Q(lowfreq_coefs[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[17]),
        .Q(lowfreq_coefs[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[4] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[4]),
        .Q(lowfreq_coefs[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[18]),
        .Q(lowfreq_coefs[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[19]),
        .Q(lowfreq_coefs[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[20]),
        .Q(lowfreq_coefs[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[21]),
        .Q(lowfreq_coefs[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[22]),
        .Q(lowfreq_coefs[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[23]),
        .Q(lowfreq_coefs[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[24]),
        .Q(lowfreq_coefs[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[25]),
        .Q(lowfreq_coefs[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[26]),
        .Q(lowfreq_coefs[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[27]),
        .Q(lowfreq_coefs[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[5] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[5]),
        .Q(lowfreq_coefs[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[28]),
        .Q(lowfreq_coefs[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[29]),
        .Q(lowfreq_coefs[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[30]),
        .Q(lowfreq_coefs[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_lowfreq_coefs_reg0[31]),
        .Q(lowfreq_coefs[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[6] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[6]),
        .Q(lowfreq_coefs[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[7] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[7]),
        .Q(lowfreq_coefs[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[8] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[8]),
        .Q(lowfreq_coefs[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_lowfreq_coefs_reg[9] 
       (.C(ap_clk),
        .CE(\int_lowfreq_coefs[31]_i_1_n_3 ),
        .D(int_lowfreq_coefs_reg06_out[9]),
        .Q(lowfreq_coefs[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_midfreq_coefs_reg_n_3_[0] ),
        .O(int_midfreq_coefs_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[9]),
        .O(int_midfreq_coefs_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[10]),
        .O(int_midfreq_coefs_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[11]),
        .O(int_midfreq_coefs_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[12]),
        .O(int_midfreq_coefs_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[13]),
        .O(int_midfreq_coefs_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[14]),
        .O(int_midfreq_coefs_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[15]),
        .O(int_midfreq_coefs_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[16]),
        .O(int_midfreq_coefs_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[17]),
        .O(int_midfreq_coefs_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[18]),
        .O(int_midfreq_coefs_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[0]),
        .O(int_midfreq_coefs_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[19]),
        .O(int_midfreq_coefs_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[20]),
        .O(int_midfreq_coefs_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[21]),
        .O(int_midfreq_coefs_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[22]),
        .O(int_midfreq_coefs_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[23]),
        .O(int_midfreq_coefs_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[24]),
        .O(int_midfreq_coefs_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[25]),
        .O(int_midfreq_coefs_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[26]),
        .O(int_midfreq_coefs_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[27]),
        .O(int_midfreq_coefs_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[28]),
        .O(int_midfreq_coefs_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[1]),
        .O(int_midfreq_coefs_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[29]),
        .O(int_midfreq_coefs_reg03_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_midfreq_coefs[31]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_lowfreq_coefs[31]_i_3_n_3 ),
        .O(\int_midfreq_coefs[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[30]),
        .O(int_midfreq_coefs_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[31]),
        .O(int_midfreq_coefs_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[32]),
        .O(int_midfreq_coefs_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[33]),
        .O(int_midfreq_coefs_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[34]),
        .O(int_midfreq_coefs_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[35]),
        .O(int_midfreq_coefs_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[36]),
        .O(int_midfreq_coefs_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[37]),
        .O(int_midfreq_coefs_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[38]),
        .O(int_midfreq_coefs_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[2]),
        .O(int_midfreq_coefs_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[39]),
        .O(int_midfreq_coefs_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[40]),
        .O(int_midfreq_coefs_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[41]),
        .O(int_midfreq_coefs_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[42]),
        .O(int_midfreq_coefs_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[43]),
        .O(int_midfreq_coefs_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[44]),
        .O(int_midfreq_coefs_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[45]),
        .O(int_midfreq_coefs_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[46]),
        .O(int_midfreq_coefs_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[47]),
        .O(int_midfreq_coefs_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[48]),
        .O(int_midfreq_coefs_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[3]),
        .O(int_midfreq_coefs_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[49]),
        .O(int_midfreq_coefs_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[50]),
        .O(int_midfreq_coefs_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[51]),
        .O(int_midfreq_coefs_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[52]),
        .O(int_midfreq_coefs_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[53]),
        .O(int_midfreq_coefs_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(midfreq_coefs[54]),
        .O(int_midfreq_coefs_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[55]),
        .O(int_midfreq_coefs_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[56]),
        .O(int_midfreq_coefs_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[57]),
        .O(int_midfreq_coefs_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[58]),
        .O(int_midfreq_coefs_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[4]),
        .O(int_midfreq_coefs_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[59]),
        .O(int_midfreq_coefs_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[60]),
        .O(int_midfreq_coefs_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[61]),
        .O(int_midfreq_coefs_reg0[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_midfreq_coefs[63]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_lowfreq_coefs[31]_i_3_n_3 ),
        .O(\int_midfreq_coefs[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(midfreq_coefs[62]),
        .O(int_midfreq_coefs_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[5]),
        .O(int_midfreq_coefs_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(midfreq_coefs[6]),
        .O(int_midfreq_coefs_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[7]),
        .O(int_midfreq_coefs_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_midfreq_coefs[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(midfreq_coefs[8]),
        .O(int_midfreq_coefs_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[0] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[0]),
        .Q(\int_midfreq_coefs_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[10] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[10]),
        .Q(midfreq_coefs[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[11] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[11]),
        .Q(midfreq_coefs[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[12] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[12]),
        .Q(midfreq_coefs[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[13] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[13]),
        .Q(midfreq_coefs[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[14] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[14]),
        .Q(midfreq_coefs[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[15] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[15]),
        .Q(midfreq_coefs[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[16] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[16]),
        .Q(midfreq_coefs[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[17] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[17]),
        .Q(midfreq_coefs[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[18] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[18]),
        .Q(midfreq_coefs[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[19] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[19]),
        .Q(midfreq_coefs[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[1] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[1]),
        .Q(midfreq_coefs[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[20] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[20]),
        .Q(midfreq_coefs[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[21] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[21]),
        .Q(midfreq_coefs[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[22] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[22]),
        .Q(midfreq_coefs[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[23] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[23]),
        .Q(midfreq_coefs[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[24] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[24]),
        .Q(midfreq_coefs[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[25] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[25]),
        .Q(midfreq_coefs[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[26] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[26]),
        .Q(midfreq_coefs[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[27] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[27]),
        .Q(midfreq_coefs[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[28] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[28]),
        .Q(midfreq_coefs[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[29] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[29]),
        .Q(midfreq_coefs[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[2] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[2]),
        .Q(midfreq_coefs[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[30] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[30]),
        .Q(midfreq_coefs[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[31] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[31]),
        .Q(midfreq_coefs[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[32] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[0]),
        .Q(midfreq_coefs[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[33] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[1]),
        .Q(midfreq_coefs[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[34] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[2]),
        .Q(midfreq_coefs[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[35] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[3]),
        .Q(midfreq_coefs[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[36] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[4]),
        .Q(midfreq_coefs[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[37] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[5]),
        .Q(midfreq_coefs[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[38] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[6]),
        .Q(midfreq_coefs[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[39] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[7]),
        .Q(midfreq_coefs[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[3] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[3]),
        .Q(midfreq_coefs[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[40] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[8]),
        .Q(midfreq_coefs[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[41] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[9]),
        .Q(midfreq_coefs[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[42] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[10]),
        .Q(midfreq_coefs[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[43] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[11]),
        .Q(midfreq_coefs[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[44] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[12]),
        .Q(midfreq_coefs[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[45] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[13]),
        .Q(midfreq_coefs[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[46] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[14]),
        .Q(midfreq_coefs[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[47] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[15]),
        .Q(midfreq_coefs[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[48] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[16]),
        .Q(midfreq_coefs[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[49] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[17]),
        .Q(midfreq_coefs[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[4] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[4]),
        .Q(midfreq_coefs[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[50] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[18]),
        .Q(midfreq_coefs[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[51] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[19]),
        .Q(midfreq_coefs[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[52] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[20]),
        .Q(midfreq_coefs[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[53] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[21]),
        .Q(midfreq_coefs[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[54] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[22]),
        .Q(midfreq_coefs[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[55] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[23]),
        .Q(midfreq_coefs[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[56] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[24]),
        .Q(midfreq_coefs[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[57] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[25]),
        .Q(midfreq_coefs[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[58] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[26]),
        .Q(midfreq_coefs[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[59] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[27]),
        .Q(midfreq_coefs[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[5] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[5]),
        .Q(midfreq_coefs[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[60] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[28]),
        .Q(midfreq_coefs[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[61] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[29]),
        .Q(midfreq_coefs[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[62] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[30]),
        .Q(midfreq_coefs[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[63] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[63]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg0[31]),
        .Q(midfreq_coefs[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[6] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[6]),
        .Q(midfreq_coefs[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[7] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[7]),
        .Q(midfreq_coefs[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[8] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[8]),
        .Q(midfreq_coefs[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_midfreq_coefs_reg[9] 
       (.C(ap_clk),
        .CE(\int_midfreq_coefs[31]_i_1_n_3 ),
        .D(int_midfreq_coefs_reg03_out[9]),
        .Q(midfreq_coefs[8]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[0]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_lowfreq_coefs_reg_n_3_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[31]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_midfreq_coefs_reg_n_3_[0] ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[31]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_highfreq_coefs_reg_n_3_[0] ),
        .I4(highfreq_coefs[31]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[10]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[9]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[41]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[9]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[10]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[41]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[9]),
        .I4(highfreq_coefs[41]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[10]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[11]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[10]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[42]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[10]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[11]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[42]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[10]),
        .I4(highfreq_coefs[42]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[12]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[11]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[43]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[11]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[12]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[43]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[11]),
        .I4(highfreq_coefs[43]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[12]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[13]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[12]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[44]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[12]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[13]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[44]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[12]),
        .I4(highfreq_coefs[44]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[13]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[14]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[13]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[45]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[13]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[14]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[45]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[13]),
        .I4(highfreq_coefs[45]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[14]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[15]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[14]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[46]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[14]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[15]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[46]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[14]),
        .I4(highfreq_coefs[46]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[16]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[15]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[47]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[15]),
        .O(\rdata[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[16]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[47]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[15]),
        .I4(highfreq_coefs[47]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[16]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[17]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[16]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[48]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[16]),
        .O(\rdata[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[17]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[48]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[16]),
        .I4(highfreq_coefs[48]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[17]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[18]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[17]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[49]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[17]),
        .O(\rdata[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[18]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[49]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[17]),
        .I4(highfreq_coefs[49]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[18]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[19]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[18]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[50]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[18]),
        .O(\rdata[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[19]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[50]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[18]),
        .I4(highfreq_coefs[50]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[19]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[32]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[0]),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[32]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[0]),
        .I4(highfreq_coefs[32]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[20]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[19]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[51]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[19]),
        .O(\rdata[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[20]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[51]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[19]),
        .I4(highfreq_coefs[51]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[20]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[21]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[20]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[52]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[20]),
        .O(\rdata[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[21]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[52]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[20]),
        .I4(highfreq_coefs[52]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[21]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[22]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[21]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[53]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[21]),
        .O(\rdata[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[22]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[53]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[21]),
        .I4(highfreq_coefs[53]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[22]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[23]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[22]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[54]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[22]),
        .O(\rdata[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[23]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[54]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[22]),
        .I4(highfreq_coefs[54]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[23]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[24]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[23]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[55]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[23]),
        .O(\rdata[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[24]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[55]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[23]),
        .I4(highfreq_coefs[55]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[24]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[25]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[24]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[56]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[24]),
        .O(\rdata[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[25]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[56]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[24]),
        .I4(highfreq_coefs[56]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[25]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[26]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[25]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[57]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[25]),
        .O(\rdata[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[26]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[57]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[25]),
        .I4(highfreq_coefs[57]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[26]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[27]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[26]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[58]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[26]),
        .O(\rdata[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[27]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[58]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[26]),
        .I4(highfreq_coefs[58]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[27]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[28]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[27]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[59]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[27]),
        .O(\rdata[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[28]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[59]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[27]),
        .I4(highfreq_coefs[59]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[28]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[29]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[28]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[60]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[28]),
        .O(\rdata[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[29]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[60]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[28]),
        .I4(highfreq_coefs[60]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[29]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[2]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[33]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[1]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[33]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[1]),
        .I4(highfreq_coefs[33]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[30]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[29]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[61]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[29]),
        .O(\rdata[30]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[30]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[61]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[29]),
        .I4(highfreq_coefs[61]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[30]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[30]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[62]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[30]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[62]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[30]),
        .I4(highfreq_coefs[62]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[3]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[2]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[34]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[2]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[34]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[2]),
        .I4(highfreq_coefs[34]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[4]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[35]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[3]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[4]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[35]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[3]),
        .I4(highfreq_coefs[35]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[5]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[36]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[4]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[5]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[36]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[4]),
        .I4(highfreq_coefs[36]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[5]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[6]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[37]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[5]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[6]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[37]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[5]),
        .I4(highfreq_coefs[37]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[7]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[6]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[38]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[6]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[38]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[6]),
        .I4(highfreq_coefs[38]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[8]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[7]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[39]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[7]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[8]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[39]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[7]),
        .I4(highfreq_coefs[39]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[9]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(lowfreq_coefs[8]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(lowfreq_coefs[40]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(midfreq_coefs[8]),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(midfreq_coefs[40]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(highfreq_coefs[8]),
        .I4(highfreq_coefs[40]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[15]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_3 ),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
    E,
    ADDRARDADDR,
    \ap_CS_fsm_reg[21] ,
    WEBWE,
    \ap_CS_fsm_reg[20] ,
    D,
    ADDRBWRADDR,
    grp_fu_391_p0,
    grp_fu_391_p1,
    \mul_ln69_reg_521_reg[30] ,
    \ap_CS_fsm_reg[20]_0 ,
    \gmem_addr_reg_262_reg[61]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[21]_0 ,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
    gmem_RVALID,
    gmem_ARREADY,
    gmem_addr_2_reg_482,
    S,
    Q,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce,
    \dout_reg[16]__0 ,
    tmp_product,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    tmp_product_4,
    tmp_product_5,
    tmp_product_6,
    tmp_product_7,
    tmp_product_8,
    tmp_product_9,
    tmp_product_10,
    tmp_product_11,
    tmp_product_12,
    tmp_product_13,
    tmp_product__0,
    tmp_product__0_0,
    tmp_product__0_1,
    tmp_product__0_2,
    tmp_product__0_3,
    tmp_product__0_4,
    tmp_product__0_5,
    tmp_product__0_6,
    tmp_product__0_7,
    tmp_product__0_8,
    tmp_product__0_9,
    tmp_product__0_10,
    tmp_product__0_11,
    tmp_product__0_12,
    tmp_product__0_13,
    tmp_product__0_14,
    tmp_product__0_15,
    dout_reg,
    dout_reg_0,
    dout_reg_1,
    dout_reg_2,
    dout_reg_3,
    dout_reg_4,
    dout_reg_5,
    dout_reg_6,
    dout_reg_7,
    dout_reg_8,
    dout_reg_9,
    dout_reg_10,
    dout_reg_11,
    dout_reg_12,
    dout_reg_13,
    tmp_product_14,
    tmp_product_15,
    tmp_product_16,
    tmp_product_17,
    tmp_product_18,
    tmp_product_19,
    tmp_product_20,
    tmp_product_21,
    tmp_product_22,
    tmp_product_23,
    tmp_product_24,
    tmp_product_25,
    tmp_product_26,
    tmp_product_27,
    tmp_product_28,
    tmp_product_29,
    tmp_product_30,
    \B_V_data_1_payload_A_reg[31] ,
    \mul_ln66_reg_278_reg[31]_0 ,
    \gmem_addr_read_reg_273_reg[31]_0 ,
    \highfreq_shift_reg_load_reg_268_reg[31]_0 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter8;
  output [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out;
  output grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  output [0:0]E;
  output [5:0]ADDRARDADDR;
  output [0:0]\ap_CS_fsm_reg[21] ;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[20] ;
  output [1:0]D;
  output [5:0]ADDRBWRADDR;
  output [31:0]grp_fu_391_p0;
  output [31:0]grp_fu_391_p1;
  output [31:0]\mul_ln69_reg_521_reg[30] ;
  output \ap_CS_fsm_reg[20]_0 ;
  output [61:0]\gmem_addr_reg_262_reg[61]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[21]_0 ;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  input gmem_RVALID;
  input gmem_ARREADY;
  input [61:0]gmem_addr_2_reg_482;
  input [0:0]S;
  input [4:0]Q;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce;
  input \dout_reg[16]__0 ;
  input tmp_product;
  input tmp_product_0;
  input tmp_product_1;
  input tmp_product_2;
  input tmp_product_3;
  input tmp_product_4;
  input tmp_product_5;
  input tmp_product_6;
  input tmp_product_7;
  input tmp_product_8;
  input tmp_product_9;
  input tmp_product_10;
  input tmp_product_11;
  input tmp_product_12;
  input tmp_product_13;
  input tmp_product__0;
  input tmp_product__0_0;
  input tmp_product__0_1;
  input tmp_product__0_2;
  input tmp_product__0_3;
  input tmp_product__0_4;
  input tmp_product__0_5;
  input tmp_product__0_6;
  input tmp_product__0_7;
  input tmp_product__0_8;
  input tmp_product__0_9;
  input tmp_product__0_10;
  input tmp_product__0_11;
  input tmp_product__0_12;
  input tmp_product__0_13;
  input tmp_product__0_14;
  input tmp_product__0_15;
  input dout_reg;
  input dout_reg_0;
  input dout_reg_1;
  input dout_reg_2;
  input dout_reg_3;
  input dout_reg_4;
  input dout_reg_5;
  input dout_reg_6;
  input dout_reg_7;
  input dout_reg_8;
  input dout_reg_9;
  input dout_reg_10;
  input dout_reg_11;
  input dout_reg_12;
  input dout_reg_13;
  input tmp_product_14;
  input tmp_product_15;
  input tmp_product_16;
  input tmp_product_17;
  input tmp_product_18;
  input tmp_product_19;
  input tmp_product_20;
  input tmp_product_21;
  input tmp_product_22;
  input tmp_product_23;
  input tmp_product_24;
  input tmp_product_25;
  input tmp_product_26;
  input tmp_product_27;
  input tmp_product_28;
  input tmp_product_29;
  input tmp_product_30;
  input [31:0]\B_V_data_1_payload_A_reg[31] ;
  input [31:0]\mul_ln66_reg_278_reg[31]_0 ;
  input [31:0]\gmem_addr_read_reg_273_reg[31]_0 ;
  input [31:0]\highfreq_shift_reg_load_reg_268_reg[31]_0 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire \B_V_data_1_payload_A[11]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[11]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[11]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[11]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[15]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[15]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[15]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[15]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[19]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[19]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[19]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[19]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[23]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[23]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[23]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[23]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[27]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[27]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[27]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[27]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[3]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[3]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[3]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[3]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[7]_i_2_n_3 ;
  wire \B_V_data_1_payload_A[7]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[7]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[7]_i_5_n_3 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_6 ;
  wire [31:0]\B_V_data_1_payload_A_reg[31] ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_4 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_6 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_6 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3;
  wire ap_rst_n;
  wire dout_reg;
  wire \dout_reg[16]__0 ;
  wire dout_reg_0;
  wire dout_reg_1;
  wire dout_reg_10;
  wire dout_reg_11;
  wire dout_reg_12;
  wire dout_reg_13;
  wire dout_reg_2;
  wire dout_reg_3;
  wire dout_reg_4;
  wire dout_reg_5;
  wire dout_reg_6;
  wire dout_reg_7;
  wire dout_reg_8;
  wire dout_reg_9;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_2_reg_482;
  wire [31:0]\gmem_addr_read_reg_273_reg[31]_0 ;
  wire gmem_addr_reg_2620;
  wire [61:0]\gmem_addr_reg_262_reg[61]_0 ;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce;
  wire [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0;
  wire [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1;
  wire [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out;
  wire [5:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce;
  wire [31:0]grp_fu_391_p0;
  wire [31:0]grp_fu_391_p1;
  wire highfreq_accumulate_fu_70;
  wire \highfreq_accumulate_fu_70[0]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[0]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[0]_i_6_n_3 ;
  wire \highfreq_accumulate_fu_70[0]_i_7_n_3 ;
  wire \highfreq_accumulate_fu_70[12]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[12]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[12]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[12]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[16]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[16]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[16]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[16]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[20]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[20]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[20]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[20]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[24]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[24]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[24]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[24]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[28]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[28]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[28]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[28]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[4]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[4]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[4]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[4]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70[8]_i_2_n_3 ;
  wire \highfreq_accumulate_fu_70[8]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70[8]_i_4_n_3 ;
  wire \highfreq_accumulate_fu_70[8]_i_5_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[0]_i_3_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[12]_i_1_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[16]_i_1_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[20]_i_1_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[24]_i_1_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[28]_i_1_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[4]_i_1_n_9 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_10 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_3 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_4 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_5 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_6 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_7 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_8 ;
  wire \highfreq_accumulate_fu_70_reg[8]_i_1_n_9 ;
  wire [31:0]highfreq_shift_reg_load_reg_268;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ;
  wire \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ;
  wire [31:0]\highfreq_shift_reg_load_reg_268_reg[31]_0 ;
  wire i_2_fu_74;
  wire [6:0]i_2_fu_74_reg;
  wire [31:0]mul_ln66_reg_278;
  wire [31:0]\mul_ln66_reg_278_reg[31]_0 ;
  wire [31:0]\mul_ln69_reg_521_reg[30] ;
  wire [6:6]sext_ln65_fu_156_p1;
  wire [61:0]sext_ln66_fu_193_p1;
  wire tmp_product;
  wire tmp_product_0;
  wire tmp_product_1;
  wire tmp_product_10;
  wire tmp_product_11;
  wire tmp_product_12;
  wire tmp_product_13;
  wire tmp_product_14;
  wire tmp_product_15;
  wire tmp_product_16;
  wire tmp_product_17;
  wire tmp_product_18;
  wire tmp_product_19;
  wire tmp_product_2;
  wire tmp_product_20;
  wire tmp_product_21;
  wire tmp_product_22;
  wire tmp_product_23;
  wire tmp_product_24;
  wire tmp_product_25;
  wire tmp_product_26;
  wire tmp_product_27;
  wire tmp_product_28;
  wire tmp_product_29;
  wire tmp_product_3;
  wire tmp_product_30;
  wire tmp_product_4;
  wire tmp_product_5;
  wire tmp_product_6;
  wire tmp_product_7;
  wire tmp_product_8;
  wire tmp_product_9;
  wire tmp_product__0;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_10;
  wire tmp_product__0_11;
  wire tmp_product__0_12;
  wire tmp_product__0_13;
  wire tmp_product__0_14;
  wire tmp_product__0_15;
  wire tmp_product__0_2;
  wire tmp_product__0_3;
  wire tmp_product__0_4;
  wire tmp_product__0_5;
  wire tmp_product__0_6;
  wire tmp_product__0_7;
  wire tmp_product__0_8;
  wire tmp_product__0_9;
  wire [7:2]zext_ln66_fu_173_p1;
  wire [3:3]\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_highfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [11]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[11]),
        .O(\B_V_data_1_payload_A[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[11]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [10]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[10]),
        .O(\B_V_data_1_payload_A[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[11]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [9]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[9]),
        .O(\B_V_data_1_payload_A[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[11]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [8]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[8]),
        .O(\B_V_data_1_payload_A[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [15]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[15]),
        .O(\B_V_data_1_payload_A[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[15]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [14]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[14]),
        .O(\B_V_data_1_payload_A[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[15]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [13]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[13]),
        .O(\B_V_data_1_payload_A[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[15]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [12]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[12]),
        .O(\B_V_data_1_payload_A[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[19]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [19]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[19]),
        .O(\B_V_data_1_payload_A[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[19]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [18]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[18]),
        .O(\B_V_data_1_payload_A[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[19]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [17]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[17]),
        .O(\B_V_data_1_payload_A[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[19]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [16]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[16]),
        .O(\B_V_data_1_payload_A[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [23]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[23]),
        .O(\B_V_data_1_payload_A[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[23]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [22]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[22]),
        .O(\B_V_data_1_payload_A[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[23]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [21]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[21]),
        .O(\B_V_data_1_payload_A[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[23]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [20]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[20]),
        .O(\B_V_data_1_payload_A[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [27]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[27]),
        .O(\B_V_data_1_payload_A[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[27]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [26]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[26]),
        .O(\B_V_data_1_payload_A[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[27]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [25]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[25]),
        .O(\B_V_data_1_payload_A[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[27]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [24]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[24]),
        .O(\B_V_data_1_payload_A[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[31]_i_3 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[31]),
        .I1(\B_V_data_1_payload_A_reg[31] [31]),
        .O(\B_V_data_1_payload_A[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[31]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [30]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[30]),
        .O(\B_V_data_1_payload_A[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[31]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [29]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[29]),
        .O(\B_V_data_1_payload_A[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[31]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[31] [28]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[28]),
        .O(\B_V_data_1_payload_A[31]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [3]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[3]),
        .O(\B_V_data_1_payload_A[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[3]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [2]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[2]),
        .O(\B_V_data_1_payload_A[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[3]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [1]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[1]),
        .O(\B_V_data_1_payload_A[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[3]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [0]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[0]),
        .O(\B_V_data_1_payload_A[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[31] [7]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[7]),
        .O(\B_V_data_1_payload_A[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[7]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[31] [6]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[6]),
        .O(\B_V_data_1_payload_A[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[7]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[31] [5]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[5]),
        .O(\B_V_data_1_payload_A[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_V_data_1_payload_A[7]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[31] [4]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[4]),
        .O(\B_V_data_1_payload_A[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[11]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_1_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[11]_i_1_n_3 ,\B_V_data_1_payload_A_reg[11]_i_1_n_4 ,\B_V_data_1_payload_A_reg[11]_i_1_n_5 ,\B_V_data_1_payload_A_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [11:8]),
        .O(\mul_ln69_reg_521_reg[30] [11:8]),
        .S({\B_V_data_1_payload_A[11]_i_2_n_3 ,\B_V_data_1_payload_A[11]_i_3_n_3 ,\B_V_data_1_payload_A[11]_i_4_n_3 ,\B_V_data_1_payload_A[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[11]_i_1_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_1_n_3 ,\B_V_data_1_payload_A_reg[15]_i_1_n_4 ,\B_V_data_1_payload_A_reg[15]_i_1_n_5 ,\B_V_data_1_payload_A_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [15:12]),
        .O(\mul_ln69_reg_521_reg[30] [15:12]),
        .S({\B_V_data_1_payload_A[15]_i_2_n_3 ,\B_V_data_1_payload_A[15]_i_3_n_3 ,\B_V_data_1_payload_A[15]_i_4_n_3 ,\B_V_data_1_payload_A[15]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[19]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_1_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[19]_i_1_n_3 ,\B_V_data_1_payload_A_reg[19]_i_1_n_4 ,\B_V_data_1_payload_A_reg[19]_i_1_n_5 ,\B_V_data_1_payload_A_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [19:16]),
        .O(\mul_ln69_reg_521_reg[30] [19:16]),
        .S({\B_V_data_1_payload_A[19]_i_2_n_3 ,\B_V_data_1_payload_A[19]_i_3_n_3 ,\B_V_data_1_payload_A[19]_i_4_n_3 ,\B_V_data_1_payload_A[19]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[23]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[19]_i_1_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[23]_i_1_n_3 ,\B_V_data_1_payload_A_reg[23]_i_1_n_4 ,\B_V_data_1_payload_A_reg[23]_i_1_n_5 ,\B_V_data_1_payload_A_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [23:20]),
        .O(\mul_ln69_reg_521_reg[30] [23:20]),
        .S({\B_V_data_1_payload_A[23]_i_2_n_3 ,\B_V_data_1_payload_A[23]_i_3_n_3 ,\B_V_data_1_payload_A[23]_i_4_n_3 ,\B_V_data_1_payload_A[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[27]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[23]_i_1_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[27]_i_1_n_3 ,\B_V_data_1_payload_A_reg[27]_i_1_n_4 ,\B_V_data_1_payload_A_reg[27]_i_1_n_5 ,\B_V_data_1_payload_A_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [27:24]),
        .O(\mul_ln69_reg_521_reg[30] [27:24]),
        .S({\B_V_data_1_payload_A[27]_i_2_n_3 ,\B_V_data_1_payload_A[27]_i_3_n_3 ,\B_V_data_1_payload_A[27]_i_4_n_3 ,\B_V_data_1_payload_A[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[27]_i_1_n_3 ),
        .CO({\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [3],\B_V_data_1_payload_A_reg[31]_i_2_n_4 ,\B_V_data_1_payload_A_reg[31]_i_2_n_5 ,\B_V_data_1_payload_A_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\B_V_data_1_payload_A_reg[31] [30:28]}),
        .O(\mul_ln69_reg_521_reg[30] [31:28]),
        .S({\B_V_data_1_payload_A[31]_i_3_n_3 ,\B_V_data_1_payload_A[31]_i_4_n_3 ,\B_V_data_1_payload_A[31]_i_5_n_3 ,\B_V_data_1_payload_A[31]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[3]_i_1_n_3 ,\B_V_data_1_payload_A_reg[3]_i_1_n_4 ,\B_V_data_1_payload_A_reg[3]_i_1_n_5 ,\B_V_data_1_payload_A_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [3:0]),
        .O(\mul_ln69_reg_521_reg[30] [3:0]),
        .S({\B_V_data_1_payload_A[3]_i_2_n_3 ,\B_V_data_1_payload_A[3]_i_3_n_3 ,\B_V_data_1_payload_A[3]_i_4_n_3 ,\B_V_data_1_payload_A[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[7]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[3]_i_1_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[7]_i_1_n_3 ,\B_V_data_1_payload_A_reg[7]_i_1_n_4 ,\B_V_data_1_payload_A_reg[7]_i_1_n_5 ,\B_V_data_1_payload_A_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\B_V_data_1_payload_A_reg[31] [7:4]),
        .O(\mul_ln69_reg_521_reg[30] [7:4]),
        .S({\B_V_data_1_payload_A[7]_i_2_n_3 ,\B_V_data_1_payload_A[7]_i_3_n_3 ,\B_V_data_1_payload_A[7]_i_4_n_3 ,\B_V_data_1_payload_A[7]_i_5_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \ap_CS_fsm[22]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[31]),
        .I1(Q[3]),
        .I2(dout_reg),
        .O(grp_fu_391_p1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_10
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[22]),
        .I1(Q[3]),
        .I2(dout_reg_8),
        .O(grp_fu_391_p1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_11
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[21]),
        .I1(Q[3]),
        .I2(dout_reg_9),
        .O(grp_fu_391_p1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_12
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[20]),
        .I1(Q[3]),
        .I2(dout_reg_10),
        .O(grp_fu_391_p1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_13
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[19]),
        .I1(Q[3]),
        .I2(dout_reg_11),
        .O(grp_fu_391_p1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_14
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[18]),
        .I1(Q[3]),
        .I2(dout_reg_12),
        .O(grp_fu_391_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_15
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[17]),
        .I1(Q[3]),
        .I2(dout_reg_13),
        .O(grp_fu_391_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_2
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[30]),
        .I1(Q[3]),
        .I2(dout_reg_0),
        .O(grp_fu_391_p1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_3
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[29]),
        .I1(Q[3]),
        .I2(dout_reg_1),
        .O(grp_fu_391_p1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_4
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[28]),
        .I1(Q[3]),
        .I2(dout_reg_2),
        .O(grp_fu_391_p1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_5
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[27]),
        .I1(Q[3]),
        .I2(dout_reg_3),
        .O(grp_fu_391_p1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_6
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[26]),
        .I1(Q[3]),
        .I2(dout_reg_4),
        .O(grp_fu_391_p1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_7
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[25]),
        .I1(Q[3]),
        .I2(dout_reg_5),
        .O(grp_fu_391_p1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_8
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[24]),
        .I1(Q[3]),
        .I2(dout_reg_6),
        .O(grp_fu_391_p1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_9
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[23]),
        .I1(Q[3]),
        .I2(dout_reg_7),
        .O(grp_fu_391_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    dout_vld_i_5
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(zext_ln66_fu_173_p1),
        .E(gmem_addr_reg_2620),
        .Q(Q[4:2]),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[20]_0 (\ap_CS_fsm_reg[20]_0 ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_2_reg_482(gmem_addr_2_reg_482),
        .\gmem_addr_2_reg_482_reg[61] (sext_ln66_fu_193_p1),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg(D),
        .\highfreq_accumulate_fu_70_reg[0] (ap_enable_reg_pp0_iter1),
        .\highfreq_accumulate_fu_70_reg[0]_0 (ap_enable_reg_pp0_iter8),
        .i_2_fu_74(i_2_fu_74),
        .i_2_fu_74_reg(i_2_fu_74_reg),
        .sext_ln65_fu_156_p1(sext_ln65_fu_156_p1));
  FDRE \gmem_addr_read_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [0]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [10]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [11]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [12]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [13]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [14]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [15]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [16]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [17]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [18]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [19]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [1]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [20]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [21]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [22]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [23]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [24]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [25]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [26]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [27]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [28]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [29]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [2]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [30]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [31]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [3]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [4]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [5]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [6]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [7]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [8]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_0 [9]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[0]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[10]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[11]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[12]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[13]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[14]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[15]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[16]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[17]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[18]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[19]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[1]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[20]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[21]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[22]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[23]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[24]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[25]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[26]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[27]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[28]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[29]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[2]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[30]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[31]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[32]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[33]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[34]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[35]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[36]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[37]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[38]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[39]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[3]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[40]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[41]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[42]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[43]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[44]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[45]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[46]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[47]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[48]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[49]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[4]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[50]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[51]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[52]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[53]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[54]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[55]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[56]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[57]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[58]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[59]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[5]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[60]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[61]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[6]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[7]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[8]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln66_fu_193_p1[9]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \highfreq_accumulate_fu_70[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(highfreq_accumulate_fu_70));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[0]_i_4 
       (.I0(mul_ln66_reg_278[3]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[3]),
        .O(\highfreq_accumulate_fu_70[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[0]_i_5 
       (.I0(mul_ln66_reg_278[2]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[2]),
        .O(\highfreq_accumulate_fu_70[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[0]_i_6 
       (.I0(mul_ln66_reg_278[1]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[1]),
        .O(\highfreq_accumulate_fu_70[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[0]_i_7 
       (.I0(mul_ln66_reg_278[0]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[0]),
        .O(\highfreq_accumulate_fu_70[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[12]_i_2 
       (.I0(mul_ln66_reg_278[15]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[15]),
        .O(\highfreq_accumulate_fu_70[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[12]_i_3 
       (.I0(mul_ln66_reg_278[14]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[14]),
        .O(\highfreq_accumulate_fu_70[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[12]_i_4 
       (.I0(mul_ln66_reg_278[13]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[13]),
        .O(\highfreq_accumulate_fu_70[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[12]_i_5 
       (.I0(mul_ln66_reg_278[12]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[12]),
        .O(\highfreq_accumulate_fu_70[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[16]_i_2 
       (.I0(mul_ln66_reg_278[19]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[19]),
        .O(\highfreq_accumulate_fu_70[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[16]_i_3 
       (.I0(mul_ln66_reg_278[18]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[18]),
        .O(\highfreq_accumulate_fu_70[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[16]_i_4 
       (.I0(mul_ln66_reg_278[17]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[17]),
        .O(\highfreq_accumulate_fu_70[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[16]_i_5 
       (.I0(mul_ln66_reg_278[16]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[16]),
        .O(\highfreq_accumulate_fu_70[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[20]_i_2 
       (.I0(mul_ln66_reg_278[23]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[23]),
        .O(\highfreq_accumulate_fu_70[20]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[20]_i_3 
       (.I0(mul_ln66_reg_278[22]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[22]),
        .O(\highfreq_accumulate_fu_70[20]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[20]_i_4 
       (.I0(mul_ln66_reg_278[21]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[21]),
        .O(\highfreq_accumulate_fu_70[20]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[20]_i_5 
       (.I0(mul_ln66_reg_278[20]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[20]),
        .O(\highfreq_accumulate_fu_70[20]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[24]_i_2 
       (.I0(mul_ln66_reg_278[27]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[27]),
        .O(\highfreq_accumulate_fu_70[24]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[24]_i_3 
       (.I0(mul_ln66_reg_278[26]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[26]),
        .O(\highfreq_accumulate_fu_70[24]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[24]_i_4 
       (.I0(mul_ln66_reg_278[25]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[25]),
        .O(\highfreq_accumulate_fu_70[24]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[24]_i_5 
       (.I0(mul_ln66_reg_278[24]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[24]),
        .O(\highfreq_accumulate_fu_70[24]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[28]_i_2 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[31]),
        .I1(mul_ln66_reg_278[31]),
        .O(\highfreq_accumulate_fu_70[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[28]_i_3 
       (.I0(mul_ln66_reg_278[30]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[30]),
        .O(\highfreq_accumulate_fu_70[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[28]_i_4 
       (.I0(mul_ln66_reg_278[29]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[29]),
        .O(\highfreq_accumulate_fu_70[28]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[28]_i_5 
       (.I0(mul_ln66_reg_278[28]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[28]),
        .O(\highfreq_accumulate_fu_70[28]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[4]_i_2 
       (.I0(mul_ln66_reg_278[7]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[7]),
        .O(\highfreq_accumulate_fu_70[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[4]_i_3 
       (.I0(mul_ln66_reg_278[6]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[6]),
        .O(\highfreq_accumulate_fu_70[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[4]_i_4 
       (.I0(mul_ln66_reg_278[5]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[5]),
        .O(\highfreq_accumulate_fu_70[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[4]_i_5 
       (.I0(mul_ln66_reg_278[4]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[4]),
        .O(\highfreq_accumulate_fu_70[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[8]_i_2 
       (.I0(mul_ln66_reg_278[11]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[11]),
        .O(\highfreq_accumulate_fu_70[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[8]_i_3 
       (.I0(mul_ln66_reg_278[10]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[10]),
        .O(\highfreq_accumulate_fu_70[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[8]_i_4 
       (.I0(mul_ln66_reg_278[9]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[9]),
        .O(\highfreq_accumulate_fu_70[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \highfreq_accumulate_fu_70[8]_i_5 
       (.I0(mul_ln66_reg_278[8]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[8]),
        .O(\highfreq_accumulate_fu_70[8]_i_5_n_3 ));
  FDRE \highfreq_accumulate_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[0]_i_3_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\highfreq_accumulate_fu_70_reg[0]_i_3_n_3 ,\highfreq_accumulate_fu_70_reg[0]_i_3_n_4 ,\highfreq_accumulate_fu_70_reg[0]_i_3_n_5 ,\highfreq_accumulate_fu_70_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[3:0]),
        .O({\highfreq_accumulate_fu_70_reg[0]_i_3_n_7 ,\highfreq_accumulate_fu_70_reg[0]_i_3_n_8 ,\highfreq_accumulate_fu_70_reg[0]_i_3_n_9 ,\highfreq_accumulate_fu_70_reg[0]_i_3_n_10 }),
        .S({\highfreq_accumulate_fu_70[0]_i_4_n_3 ,\highfreq_accumulate_fu_70[0]_i_5_n_3 ,\highfreq_accumulate_fu_70[0]_i_6_n_3 ,\highfreq_accumulate_fu_70[0]_i_7_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[8]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[8]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[12]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[12]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[8]_i_1_n_3 ),
        .CO({\highfreq_accumulate_fu_70_reg[12]_i_1_n_3 ,\highfreq_accumulate_fu_70_reg[12]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[12]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[15:12]),
        .O({\highfreq_accumulate_fu_70_reg[12]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[12]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[12]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[12]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[12]_i_2_n_3 ,\highfreq_accumulate_fu_70[12]_i_3_n_3 ,\highfreq_accumulate_fu_70[12]_i_4_n_3 ,\highfreq_accumulate_fu_70[12]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[12]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[12]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[12]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[16] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[16]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[16]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[12]_i_1_n_3 ),
        .CO({\highfreq_accumulate_fu_70_reg[16]_i_1_n_3 ,\highfreq_accumulate_fu_70_reg[16]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[16]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[19:16]),
        .O({\highfreq_accumulate_fu_70_reg[16]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[16]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[16]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[16]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[16]_i_2_n_3 ,\highfreq_accumulate_fu_70[16]_i_3_n_3 ,\highfreq_accumulate_fu_70[16]_i_4_n_3 ,\highfreq_accumulate_fu_70[16]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[17] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[16]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[18] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[16]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[19] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[16]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[0]_i_3_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[20] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[20]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[20]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[16]_i_1_n_3 ),
        .CO({\highfreq_accumulate_fu_70_reg[20]_i_1_n_3 ,\highfreq_accumulate_fu_70_reg[20]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[20]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[23:20]),
        .O({\highfreq_accumulate_fu_70_reg[20]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[20]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[20]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[20]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[20]_i_2_n_3 ,\highfreq_accumulate_fu_70[20]_i_3_n_3 ,\highfreq_accumulate_fu_70[20]_i_4_n_3 ,\highfreq_accumulate_fu_70[20]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[21] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[20]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[22] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[20]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[23] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[20]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[24] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[24]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[24]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[20]_i_1_n_3 ),
        .CO({\highfreq_accumulate_fu_70_reg[24]_i_1_n_3 ,\highfreq_accumulate_fu_70_reg[24]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[24]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[27:24]),
        .O({\highfreq_accumulate_fu_70_reg[24]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[24]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[24]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[24]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[24]_i_2_n_3 ,\highfreq_accumulate_fu_70[24]_i_3_n_3 ,\highfreq_accumulate_fu_70[24]_i_4_n_3 ,\highfreq_accumulate_fu_70[24]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[25] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[24]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[26] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[24]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[27] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[24]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[28] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[28]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[28]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[24]_i_1_n_3 ),
        .CO({\NLW_highfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED [3],\highfreq_accumulate_fu_70_reg[28]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[28]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln66_reg_278[30:28]}),
        .O({\highfreq_accumulate_fu_70_reg[28]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[28]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[28]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[28]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[28]_i_2_n_3 ,\highfreq_accumulate_fu_70[28]_i_3_n_3 ,\highfreq_accumulate_fu_70[28]_i_4_n_3 ,\highfreq_accumulate_fu_70[28]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[29] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[28]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[0]_i_3_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[30] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[28]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[31] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[28]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[0]_i_3_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[4]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[4]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[0]_i_3_n_3 ),
        .CO({\highfreq_accumulate_fu_70_reg[4]_i_1_n_3 ,\highfreq_accumulate_fu_70_reg[4]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[4]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[7:4]),
        .O({\highfreq_accumulate_fu_70_reg[4]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[4]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[4]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[4]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[4]_i_2_n_3 ,\highfreq_accumulate_fu_70[4]_i_3_n_3 ,\highfreq_accumulate_fu_70[4]_i_4_n_3 ,\highfreq_accumulate_fu_70[4]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[4]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[4]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[4]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \highfreq_accumulate_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[8]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \highfreq_accumulate_fu_70_reg[8]_i_1 
       (.CI(\highfreq_accumulate_fu_70_reg[4]_i_1_n_3 ),
        .CO({\highfreq_accumulate_fu_70_reg[8]_i_1_n_3 ,\highfreq_accumulate_fu_70_reg[8]_i_1_n_4 ,\highfreq_accumulate_fu_70_reg[8]_i_1_n_5 ,\highfreq_accumulate_fu_70_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln66_reg_278[11:8]),
        .O({\highfreq_accumulate_fu_70_reg[8]_i_1_n_7 ,\highfreq_accumulate_fu_70_reg[8]_i_1_n_8 ,\highfreq_accumulate_fu_70_reg[8]_i_1_n_9 ,\highfreq_accumulate_fu_70_reg[8]_i_1_n_10 }),
        .S({\highfreq_accumulate_fu_70[8]_i_2_n_3 ,\highfreq_accumulate_fu_70[8]_i_3_n_3 ,\highfreq_accumulate_fu_70[8]_i_4_n_3 ,\highfreq_accumulate_fu_70[8]_i_5_n_3 }));
  FDRE \highfreq_accumulate_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(highfreq_accumulate_fu_70),
        .D(\highfreq_accumulate_fu_70_reg[8]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  LUT4 #(
    .INIT(16'hD000)) 
    \highfreq_shift_reg_load_reg_268[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(E));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[0]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[10]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[11]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[12]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[13]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[14]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[15]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[16]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[17]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[18]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[19]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[1]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[20]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[21]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[22]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[23]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[24]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[25]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[26]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[27]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[28]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[29]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[2]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[30]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[31]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[3]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[4]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[5]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[6]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[7]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[8]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(highfreq_shift_reg_load_reg_268[9]),
        .Q(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[0]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[10]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[11]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[12]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[13]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[14]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[15]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[16]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[17]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[18]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[19]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[1]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[20]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[21]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[22]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[23]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[24]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[25]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[26]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[27]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[28]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[29]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[2]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[30]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[31]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[3]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[4]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[5]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[6]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[7]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[8]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\highfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[9]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [0]),
        .Q(highfreq_shift_reg_load_reg_268[0]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [10]),
        .Q(highfreq_shift_reg_load_reg_268[10]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [11]),
        .Q(highfreq_shift_reg_load_reg_268[11]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [12]),
        .Q(highfreq_shift_reg_load_reg_268[12]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [13]),
        .Q(highfreq_shift_reg_load_reg_268[13]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [14]),
        .Q(highfreq_shift_reg_load_reg_268[14]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [15]),
        .Q(highfreq_shift_reg_load_reg_268[15]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [16]),
        .Q(highfreq_shift_reg_load_reg_268[16]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [17]),
        .Q(highfreq_shift_reg_load_reg_268[17]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [18]),
        .Q(highfreq_shift_reg_load_reg_268[18]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [19]),
        .Q(highfreq_shift_reg_load_reg_268[19]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [1]),
        .Q(highfreq_shift_reg_load_reg_268[1]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [20]),
        .Q(highfreq_shift_reg_load_reg_268[20]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [21]),
        .Q(highfreq_shift_reg_load_reg_268[21]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [22]),
        .Q(highfreq_shift_reg_load_reg_268[22]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [23]),
        .Q(highfreq_shift_reg_load_reg_268[23]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [24]),
        .Q(highfreq_shift_reg_load_reg_268[24]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [25]),
        .Q(highfreq_shift_reg_load_reg_268[25]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [26]),
        .Q(highfreq_shift_reg_load_reg_268[26]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [27]),
        .Q(highfreq_shift_reg_load_reg_268[27]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [28]),
        .Q(highfreq_shift_reg_load_reg_268[28]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [29]),
        .Q(highfreq_shift_reg_load_reg_268[29]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [2]),
        .Q(highfreq_shift_reg_load_reg_268[2]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [30]),
        .Q(highfreq_shift_reg_load_reg_268[30]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [31]),
        .Q(highfreq_shift_reg_load_reg_268[31]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [3]),
        .Q(highfreq_shift_reg_load_reg_268[3]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [4]),
        .Q(highfreq_shift_reg_load_reg_268[4]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [5]),
        .Q(highfreq_shift_reg_load_reg_268[5]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [6]),
        .Q(highfreq_shift_reg_load_reg_268[6]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [7]),
        .Q(highfreq_shift_reg_load_reg_268[7]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [8]),
        .Q(highfreq_shift_reg_load_reg_268[8]),
        .R(1'b0));
  FDRE \highfreq_shift_reg_load_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\highfreq_shift_reg_load_reg_268_reg[31]_0 [9]),
        .Q(highfreq_shift_reg_load_reg_268[9]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(ADDRARDADDR[0]),
        .Q(i_2_fu_74_reg[0]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(ADDRARDADDR[1]),
        .Q(i_2_fu_74_reg[1]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(ADDRARDADDR[2]),
        .Q(i_2_fu_74_reg[2]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(ADDRARDADDR[3]),
        .Q(i_2_fu_74_reg[3]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(ADDRARDADDR[4]),
        .Q(i_2_fu_74_reg[4]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(ADDRARDADDR[5]),
        .Q(i_2_fu_74_reg[5]),
        .R(1'b0));
  FDRE \i_2_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(i_2_fu_74),
        .D(sext_ln65_fu_156_p1),
        .Q(i_2_fu_74_reg[6]),
        .R(1'b0));
  FDRE \i_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(zext_ln66_fu_173_p1[2]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[0]),
        .R(1'b0));
  FDRE \i_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(zext_ln66_fu_173_p1[3]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[1]),
        .R(1'b0));
  FDRE \i_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(zext_ln66_fu_173_p1[4]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[2]),
        .R(1'b0));
  FDRE \i_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(zext_ln66_fu_173_p1[5]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[3]),
        .R(1'b0));
  FDRE \i_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(zext_ln66_fu_173_p1[6]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[4]),
        .R(1'b0));
  FDRE \i_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(zext_ln66_fu_173_p1[7]),
        .Q(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[5]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [0]),
        .Q(mul_ln66_reg_278[0]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [10]),
        .Q(mul_ln66_reg_278[10]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [11]),
        .Q(mul_ln66_reg_278[11]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [12]),
        .Q(mul_ln66_reg_278[12]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [13]),
        .Q(mul_ln66_reg_278[13]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [14]),
        .Q(mul_ln66_reg_278[14]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [15]),
        .Q(mul_ln66_reg_278[15]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [16]),
        .Q(mul_ln66_reg_278[16]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [17]),
        .Q(mul_ln66_reg_278[17]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [18]),
        .Q(mul_ln66_reg_278[18]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [19]),
        .Q(mul_ln66_reg_278[19]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [1]),
        .Q(mul_ln66_reg_278[1]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [20]),
        .Q(mul_ln66_reg_278[20]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [21]),
        .Q(mul_ln66_reg_278[21]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [22]),
        .Q(mul_ln66_reg_278[22]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [23]),
        .Q(mul_ln66_reg_278[23]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [24]),
        .Q(mul_ln66_reg_278[24]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [25]),
        .Q(mul_ln66_reg_278[25]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [26]),
        .Q(mul_ln66_reg_278[26]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [27]),
        .Q(mul_ln66_reg_278[27]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [28]),
        .Q(mul_ln66_reg_278[28]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [29]),
        .Q(mul_ln66_reg_278[29]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [2]),
        .Q(mul_ln66_reg_278[2]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [30]),
        .Q(mul_ln66_reg_278[30]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [31]),
        .Q(mul_ln66_reg_278[31]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [3]),
        .Q(mul_ln66_reg_278[3]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [4]),
        .Q(mul_ln66_reg_278[4]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [5]),
        .Q(mul_ln66_reg_278[5]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [6]),
        .Q(mul_ln66_reg_278[6]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [7]),
        .Q(mul_ln66_reg_278[7]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [8]),
        .Q(mul_ln66_reg_278[8]),
        .R(1'b0));
  FDRE \mul_ln66_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .D(\mul_ln66_reg_278_reg[31]_0 [9]),
        .Q(mul_ln66_reg_278[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[4]),
        .I1(Q[4]),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[3]),
        .I1(Q[4]),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[2]),
        .I1(Q[4]),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[1]),
        .I1(Q[4]),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[0]),
        .I1(Q[4]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFD00000000000)) 
    ram_reg_i_2__1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(gmem_ARREADY),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_address0[5]),
        .I1(Q[4]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[16]),
        .I1(Q[3]),
        .I2(tmp_product__0),
        .O(grp_fu_391_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[7]),
        .I1(Q[3]),
        .I2(tmp_product__0_8),
        .O(grp_fu_391_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[6]),
        .I1(Q[3]),
        .I2(tmp_product__0_9),
        .O(grp_fu_391_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[5]),
        .I1(Q[3]),
        .I2(tmp_product__0_10),
        .O(grp_fu_391_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[4]),
        .I1(Q[3]),
        .I2(tmp_product__0_11),
        .O(grp_fu_391_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[3]),
        .I1(Q[3]),
        .I2(tmp_product__0_12),
        .O(grp_fu_391_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[2]),
        .I1(Q[3]),
        .I2(tmp_product__0_13),
        .O(grp_fu_391_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[1]),
        .I1(Q[3]),
        .I2(tmp_product__0_14),
        .O(grp_fu_391_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[0]),
        .I1(Q[3]),
        .I2(tmp_product__0_15),
        .O(grp_fu_391_p0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[15]),
        .I1(Q[3]),
        .I2(tmp_product__0_0),
        .O(grp_fu_391_p0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[14]),
        .I1(Q[3]),
        .I2(tmp_product__0_1),
        .O(grp_fu_391_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[13]),
        .I1(Q[3]),
        .I2(tmp_product__0_2),
        .O(grp_fu_391_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[12]),
        .I1(Q[3]),
        .I2(tmp_product__0_3),
        .O(grp_fu_391_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[11]),
        .I1(Q[3]),
        .I2(tmp_product__0_4),
        .O(grp_fu_391_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[10]),
        .I1(Q[3]),
        .I2(tmp_product__0_5),
        .O(grp_fu_391_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[9]),
        .I1(Q[3]),
        .I2(tmp_product__0_6),
        .O(grp_fu_391_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[8]),
        .I1(Q[3]),
        .I2(tmp_product__0_7),
        .O(grp_fu_391_p0[8]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    tmp_product_i_1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .I3(Q[1]),
        .I4(\dout_reg[16]__0 ),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[21] ));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[23]),
        .I1(Q[3]),
        .I2(tmp_product_7),
        .O(grp_fu_391_p0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[22]),
        .I1(Q[3]),
        .I2(tmp_product_8),
        .O(grp_fu_391_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[21]),
        .I1(Q[3]),
        .I2(tmp_product_9),
        .O(grp_fu_391_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[20]),
        .I1(Q[3]),
        .I2(tmp_product_10),
        .O(grp_fu_391_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[19]),
        .I1(Q[3]),
        .I2(tmp_product_11),
        .O(grp_fu_391_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[18]),
        .I1(Q[3]),
        .I2(tmp_product_12),
        .O(grp_fu_391_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[17]),
        .I1(Q[3]),
        .I2(tmp_product_13),
        .O(grp_fu_391_p0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[16]),
        .I1(Q[3]),
        .I2(tmp_product_14),
        .O(grp_fu_391_p1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[15]),
        .I1(Q[3]),
        .I2(tmp_product_15),
        .O(grp_fu_391_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[14]),
        .I1(Q[3]),
        .I2(tmp_product_16),
        .O(grp_fu_391_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[31]),
        .I1(Q[3]),
        .I2(tmp_product),
        .O(grp_fu_391_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[13]),
        .I1(Q[3]),
        .I2(tmp_product_17),
        .O(grp_fu_391_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[12]),
        .I1(Q[3]),
        .I2(tmp_product_18),
        .O(grp_fu_391_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[11]),
        .I1(Q[3]),
        .I2(tmp_product_19),
        .O(grp_fu_391_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[10]),
        .I1(Q[3]),
        .I2(tmp_product_20),
        .O(grp_fu_391_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[9]),
        .I1(Q[3]),
        .I2(tmp_product_21),
        .O(grp_fu_391_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[8]),
        .I1(Q[3]),
        .I2(tmp_product_22),
        .O(grp_fu_391_p1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[7]),
        .I1(Q[3]),
        .I2(tmp_product_23),
        .O(grp_fu_391_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[6]),
        .I1(Q[3]),
        .I2(tmp_product_24),
        .O(grp_fu_391_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[5]),
        .I1(Q[3]),
        .I2(tmp_product_25),
        .O(grp_fu_391_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[4]),
        .I1(Q[3]),
        .I2(tmp_product_26),
        .O(grp_fu_391_p1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[30]),
        .I1(Q[3]),
        .I2(tmp_product_0),
        .O(grp_fu_391_p0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[3]),
        .I1(Q[3]),
        .I2(tmp_product_27),
        .O(grp_fu_391_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[2]),
        .I1(Q[3]),
        .I2(tmp_product_28),
        .O(grp_fu_391_p1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[1]),
        .I1(Q[3]),
        .I2(tmp_product_29),
        .O(grp_fu_391_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_33
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din1[0]),
        .I1(Q[3]),
        .I2(tmp_product_30),
        .O(grp_fu_391_p1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[29]),
        .I1(Q[3]),
        .I2(tmp_product_1),
        .O(grp_fu_391_p0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[28]),
        .I1(Q[3]),
        .I2(tmp_product_2),
        .O(grp_fu_391_p0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[27]),
        .I1(Q[3]),
        .I2(tmp_product_3),
        .O(grp_fu_391_p0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[26]),
        .I1(Q[3]),
        .I2(tmp_product_4),
        .O(grp_fu_391_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[25]),
        .I1(Q[3]),
        .I2(tmp_product_5),
        .O(grp_fu_391_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_din0[24]),
        .I1(Q[3]),
        .I2(tmp_product_6),
        .O(grp_fu_391_p0[24]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1,
    E,
    ADDRARDADDR,
    WEBWE,
    D,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[11]_1 ,
    \ap_CS_fsm_reg[11]_2 ,
    \ap_CS_fsm_reg[11]_3 ,
    \ap_CS_fsm_reg[11]_4 ,
    \ap_CS_fsm_reg[11]_5 ,
    \ap_CS_fsm_reg[11]_6 ,
    \ap_CS_fsm_reg[11]_7 ,
    \ap_CS_fsm_reg[11]_8 ,
    \ap_CS_fsm_reg[11]_9 ,
    \ap_CS_fsm_reg[11]_10 ,
    \ap_CS_fsm_reg[11]_11 ,
    \ap_CS_fsm_reg[11]_12 ,
    \ap_CS_fsm_reg[11]_13 ,
    \ap_CS_fsm_reg[11]_14 ,
    \ap_CS_fsm_reg[11]_15 ,
    \ap_CS_fsm_reg[11]_16 ,
    \ap_CS_fsm_reg[11]_17 ,
    \ap_CS_fsm_reg[11]_18 ,
    \ap_CS_fsm_reg[11]_19 ,
    \ap_CS_fsm_reg[11]_20 ,
    \ap_CS_fsm_reg[11]_21 ,
    \ap_CS_fsm_reg[11]_22 ,
    \ap_CS_fsm_reg[11]_23 ,
    \ap_CS_fsm_reg[11]_24 ,
    \ap_CS_fsm_reg[11]_25 ,
    \ap_CS_fsm_reg[11]_26 ,
    \ap_CS_fsm_reg[11]_27 ,
    \ap_CS_fsm_reg[11]_28 ,
    \ap_CS_fsm_reg[11]_29 ,
    \ap_CS_fsm_reg[11]_30 ,
    \ap_CS_fsm_reg[11]_31 ,
    \ap_CS_fsm_reg[11]_32 ,
    \ap_CS_fsm_reg[11]_33 ,
    \ap_CS_fsm_reg[11]_34 ,
    \ap_CS_fsm_reg[11]_35 ,
    \ap_CS_fsm_reg[11]_36 ,
    \ap_CS_fsm_reg[11]_37 ,
    \ap_CS_fsm_reg[11]_38 ,
    \ap_CS_fsm_reg[11]_39 ,
    \ap_CS_fsm_reg[11]_40 ,
    \ap_CS_fsm_reg[11]_41 ,
    \ap_CS_fsm_reg[11]_42 ,
    \ap_CS_fsm_reg[11]_43 ,
    \ap_CS_fsm_reg[11]_44 ,
    \ap_CS_fsm_reg[11]_45 ,
    \ap_CS_fsm_reg[11]_46 ,
    \ap_CS_fsm_reg[11]_47 ,
    \ap_CS_fsm_reg[11]_48 ,
    \ap_CS_fsm_reg[11]_49 ,
    \ap_CS_fsm_reg[11]_50 ,
    \ap_CS_fsm_reg[11]_51 ,
    \ap_CS_fsm_reg[11]_52 ,
    \ap_CS_fsm_reg[11]_53 ,
    \ap_CS_fsm_reg[11]_54 ,
    \ap_CS_fsm_reg[11]_55 ,
    \ap_CS_fsm_reg[11]_56 ,
    \ap_CS_fsm_reg[11]_57 ,
    \ap_CS_fsm_reg[11]_58 ,
    \ap_CS_fsm_reg[11]_59 ,
    \ap_CS_fsm_reg[11]_60 ,
    ADDRBWRADDR,
    midfreq_shift_reg_d0,
    lowfreq_accumulate_fu_369_p2,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0,
    \gmem_addr_read_reg_273_reg[31]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    \i_fu_74_reg[0]_0 ,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
    gmem_RVALID,
    gmem_ARREADY,
    gmem_addr_reg_470,
    S,
    Q,
    \mem_reg[3][61]_srl4_i_1 ,
    \mem_reg[3][61]_srl4_i_1_0 ,
    \mem_reg[3][61]_srl4_i_1_1 ,
    ram_reg,
    dout_reg,
    SIGNAL_IN_TREADY_int_regslice,
    \mul_ln46_reg_278_reg[31]_0 ,
    \gmem_addr_read_reg_273_reg[31]_1 ,
    \lowfreq_shift_reg_load_reg_268_reg[31]_0 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter8;
  output [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1;
  output [0:0]E;
  output [5:0]ADDRARDADDR;
  output [0:0]WEBWE;
  output [0:0]D;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[11]_0 ;
  output \ap_CS_fsm_reg[11]_1 ;
  output \ap_CS_fsm_reg[11]_2 ;
  output \ap_CS_fsm_reg[11]_3 ;
  output \ap_CS_fsm_reg[11]_4 ;
  output \ap_CS_fsm_reg[11]_5 ;
  output \ap_CS_fsm_reg[11]_6 ;
  output \ap_CS_fsm_reg[11]_7 ;
  output \ap_CS_fsm_reg[11]_8 ;
  output \ap_CS_fsm_reg[11]_9 ;
  output \ap_CS_fsm_reg[11]_10 ;
  output \ap_CS_fsm_reg[11]_11 ;
  output \ap_CS_fsm_reg[11]_12 ;
  output \ap_CS_fsm_reg[11]_13 ;
  output \ap_CS_fsm_reg[11]_14 ;
  output \ap_CS_fsm_reg[11]_15 ;
  output \ap_CS_fsm_reg[11]_16 ;
  output \ap_CS_fsm_reg[11]_17 ;
  output \ap_CS_fsm_reg[11]_18 ;
  output \ap_CS_fsm_reg[11]_19 ;
  output \ap_CS_fsm_reg[11]_20 ;
  output \ap_CS_fsm_reg[11]_21 ;
  output \ap_CS_fsm_reg[11]_22 ;
  output \ap_CS_fsm_reg[11]_23 ;
  output \ap_CS_fsm_reg[11]_24 ;
  output \ap_CS_fsm_reg[11]_25 ;
  output \ap_CS_fsm_reg[11]_26 ;
  output \ap_CS_fsm_reg[11]_27 ;
  output \ap_CS_fsm_reg[11]_28 ;
  output \ap_CS_fsm_reg[11]_29 ;
  output \ap_CS_fsm_reg[11]_30 ;
  output \ap_CS_fsm_reg[11]_31 ;
  output \ap_CS_fsm_reg[11]_32 ;
  output \ap_CS_fsm_reg[11]_33 ;
  output \ap_CS_fsm_reg[11]_34 ;
  output \ap_CS_fsm_reg[11]_35 ;
  output \ap_CS_fsm_reg[11]_36 ;
  output \ap_CS_fsm_reg[11]_37 ;
  output \ap_CS_fsm_reg[11]_38 ;
  output \ap_CS_fsm_reg[11]_39 ;
  output \ap_CS_fsm_reg[11]_40 ;
  output \ap_CS_fsm_reg[11]_41 ;
  output \ap_CS_fsm_reg[11]_42 ;
  output \ap_CS_fsm_reg[11]_43 ;
  output \ap_CS_fsm_reg[11]_44 ;
  output \ap_CS_fsm_reg[11]_45 ;
  output \ap_CS_fsm_reg[11]_46 ;
  output \ap_CS_fsm_reg[11]_47 ;
  output \ap_CS_fsm_reg[11]_48 ;
  output \ap_CS_fsm_reg[11]_49 ;
  output \ap_CS_fsm_reg[11]_50 ;
  output \ap_CS_fsm_reg[11]_51 ;
  output \ap_CS_fsm_reg[11]_52 ;
  output \ap_CS_fsm_reg[11]_53 ;
  output \ap_CS_fsm_reg[11]_54 ;
  output \ap_CS_fsm_reg[11]_55 ;
  output \ap_CS_fsm_reg[11]_56 ;
  output \ap_CS_fsm_reg[11]_57 ;
  output \ap_CS_fsm_reg[11]_58 ;
  output \ap_CS_fsm_reg[11]_59 ;
  output \ap_CS_fsm_reg[11]_60 ;
  output [5:0]ADDRBWRADDR;
  output [31:0]midfreq_shift_reg_d0;
  output [31:0]lowfreq_accumulate_fu_369_p2;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0;
  output [31:0]\gmem_addr_read_reg_273_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \i_fu_74_reg[0]_0 ;
  input grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  input gmem_RVALID;
  input gmem_ARREADY;
  input [61:0]gmem_addr_reg_470;
  input [0:0]S;
  input [6:0]Q;
  input [61:0]\mem_reg[3][61]_srl4_i_1 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  input \mem_reg[3][61]_srl4_i_1_1 ;
  input [31:0]ram_reg;
  input [31:0]dout_reg;
  input SIGNAL_IN_TREADY_int_regslice;
  input [31:0]\mul_ln46_reg_278_reg[31]_0 ;
  input [31:0]\gmem_addr_read_reg_273_reg[31]_1 ;
  input [31:0]\lowfreq_shift_reg_load_reg_268_reg[31]_0 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[11]_1 ;
  wire \ap_CS_fsm_reg[11]_10 ;
  wire \ap_CS_fsm_reg[11]_11 ;
  wire \ap_CS_fsm_reg[11]_12 ;
  wire \ap_CS_fsm_reg[11]_13 ;
  wire \ap_CS_fsm_reg[11]_14 ;
  wire \ap_CS_fsm_reg[11]_15 ;
  wire \ap_CS_fsm_reg[11]_16 ;
  wire \ap_CS_fsm_reg[11]_17 ;
  wire \ap_CS_fsm_reg[11]_18 ;
  wire \ap_CS_fsm_reg[11]_19 ;
  wire \ap_CS_fsm_reg[11]_2 ;
  wire \ap_CS_fsm_reg[11]_20 ;
  wire \ap_CS_fsm_reg[11]_21 ;
  wire \ap_CS_fsm_reg[11]_22 ;
  wire \ap_CS_fsm_reg[11]_23 ;
  wire \ap_CS_fsm_reg[11]_24 ;
  wire \ap_CS_fsm_reg[11]_25 ;
  wire \ap_CS_fsm_reg[11]_26 ;
  wire \ap_CS_fsm_reg[11]_27 ;
  wire \ap_CS_fsm_reg[11]_28 ;
  wire \ap_CS_fsm_reg[11]_29 ;
  wire \ap_CS_fsm_reg[11]_3 ;
  wire \ap_CS_fsm_reg[11]_30 ;
  wire \ap_CS_fsm_reg[11]_31 ;
  wire \ap_CS_fsm_reg[11]_32 ;
  wire \ap_CS_fsm_reg[11]_33 ;
  wire \ap_CS_fsm_reg[11]_34 ;
  wire \ap_CS_fsm_reg[11]_35 ;
  wire \ap_CS_fsm_reg[11]_36 ;
  wire \ap_CS_fsm_reg[11]_37 ;
  wire \ap_CS_fsm_reg[11]_38 ;
  wire \ap_CS_fsm_reg[11]_39 ;
  wire \ap_CS_fsm_reg[11]_4 ;
  wire \ap_CS_fsm_reg[11]_40 ;
  wire \ap_CS_fsm_reg[11]_41 ;
  wire \ap_CS_fsm_reg[11]_42 ;
  wire \ap_CS_fsm_reg[11]_43 ;
  wire \ap_CS_fsm_reg[11]_44 ;
  wire \ap_CS_fsm_reg[11]_45 ;
  wire \ap_CS_fsm_reg[11]_46 ;
  wire \ap_CS_fsm_reg[11]_47 ;
  wire \ap_CS_fsm_reg[11]_48 ;
  wire \ap_CS_fsm_reg[11]_49 ;
  wire \ap_CS_fsm_reg[11]_5 ;
  wire \ap_CS_fsm_reg[11]_50 ;
  wire \ap_CS_fsm_reg[11]_51 ;
  wire \ap_CS_fsm_reg[11]_52 ;
  wire \ap_CS_fsm_reg[11]_53 ;
  wire \ap_CS_fsm_reg[11]_54 ;
  wire \ap_CS_fsm_reg[11]_55 ;
  wire \ap_CS_fsm_reg[11]_56 ;
  wire \ap_CS_fsm_reg[11]_57 ;
  wire \ap_CS_fsm_reg[11]_58 ;
  wire \ap_CS_fsm_reg[11]_59 ;
  wire \ap_CS_fsm_reg[11]_6 ;
  wire \ap_CS_fsm_reg[11]_60 ;
  wire \ap_CS_fsm_reg[11]_7 ;
  wire \ap_CS_fsm_reg[11]_8 ;
  wire \ap_CS_fsm_reg[11]_9 ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3;
  wire ap_rst_n;
  wire [31:0]dout_reg;
  wire dout_reg_i_10__0_n_3;
  wire dout_reg_i_11__0_n_3;
  wire dout_reg_i_12__0_n_3;
  wire dout_reg_i_13__0_n_3;
  wire dout_reg_i_14__0_n_3;
  wire dout_reg_i_15__0_n_3;
  wire dout_reg_i_1__0_n_4;
  wire dout_reg_i_1__0_n_5;
  wire dout_reg_i_1__0_n_6;
  wire dout_reg_i_2__0_n_3;
  wire dout_reg_i_2__0_n_4;
  wire dout_reg_i_2__0_n_5;
  wire dout_reg_i_2__0_n_6;
  wire dout_reg_i_3__0_n_3;
  wire dout_reg_i_3__0_n_4;
  wire dout_reg_i_3__0_n_5;
  wire dout_reg_i_3__0_n_6;
  wire dout_reg_i_4__0_n_3;
  wire dout_reg_i_5__0_n_3;
  wire dout_reg_i_6__0_n_3;
  wire dout_reg_i_7__0_n_3;
  wire dout_reg_i_8__0_n_3;
  wire dout_reg_i_9__0_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [31:0]\gmem_addr_read_reg_273_reg[31]_0 ;
  wire [31:0]\gmem_addr_read_reg_273_reg[31]_1 ;
  wire gmem_addr_reg_2620;
  wire [61:0]gmem_addr_reg_470;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce;
  wire [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1;
  wire [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out;
  wire [5:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0;
  wire [61:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR;
  wire i_fu_74;
  wire [6:0]i_fu_74_reg;
  wire \i_fu_74_reg[0]_0 ;
  wire [31:0]lowfreq_accumulate_fu_369_p2;
  wire lowfreq_accumulate_fu_70;
  wire \lowfreq_accumulate_fu_70[0]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[0]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[0]_i_6_n_3 ;
  wire \lowfreq_accumulate_fu_70[0]_i_7_n_3 ;
  wire \lowfreq_accumulate_fu_70[12]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[12]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[12]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[12]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[16]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[16]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[16]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[16]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[20]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[20]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[20]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[20]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[24]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[24]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[24]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[24]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[28]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[28]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[28]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[28]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[4]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[4]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[4]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[4]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70[8]_i_2_n_3 ;
  wire \lowfreq_accumulate_fu_70[8]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70[8]_i_4_n_3 ;
  wire \lowfreq_accumulate_fu_70[8]_i_5_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[0]_i_3_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[12]_i_1_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[16]_i_1_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[20]_i_1_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[24]_i_1_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[28]_i_1_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[4]_i_1_n_9 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_10 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_3 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_4 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_5 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_6 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_7 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_8 ;
  wire \lowfreq_accumulate_fu_70_reg[8]_i_1_n_9 ;
  wire [31:0]lowfreq_shift_reg_load_reg_268;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ;
  wire \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ;
  wire [31:0]\lowfreq_shift_reg_load_reg_268_reg[31]_0 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  wire \mem_reg[3][61]_srl4_i_1_1 ;
  wire [31:0]midfreq_shift_reg_d0;
  wire [31:0]mul_ln46_reg_278;
  wire [31:0]\mul_ln46_reg_278_reg[31]_0 ;
  wire [31:0]ram_reg;
  wire [6:6]sext_ln45_fu_156_p1;
  wire [61:0]sext_ln46_fu_193_p1;
  wire tmp_product_i_10__0_n_3;
  wire tmp_product_i_11__0_n_3;
  wire tmp_product_i_12__0_n_3;
  wire tmp_product_i_13__0_n_3;
  wire tmp_product_i_14__0_n_3;
  wire tmp_product_i_15__0_n_3;
  wire tmp_product_i_16__0_n_3;
  wire tmp_product_i_17__0_n_3;
  wire tmp_product_i_18__0_n_3;
  wire tmp_product_i_19__0_n_3;
  wire tmp_product_i_20__0_n_3;
  wire tmp_product_i_21__0_n_3;
  wire tmp_product_i_22__0_n_3;
  wire tmp_product_i_23__0_n_3;
  wire tmp_product_i_24__0_n_3;
  wire tmp_product_i_25__0_n_3;
  wire tmp_product_i_26__0_n_3;
  wire tmp_product_i_2__0_n_3;
  wire tmp_product_i_2__0_n_4;
  wire tmp_product_i_2__0_n_5;
  wire tmp_product_i_2__0_n_6;
  wire tmp_product_i_3__0_n_3;
  wire tmp_product_i_3__0_n_4;
  wire tmp_product_i_3__0_n_5;
  wire tmp_product_i_3__0_n_6;
  wire tmp_product_i_4__0_n_3;
  wire tmp_product_i_4__0_n_4;
  wire tmp_product_i_4__0_n_5;
  wire tmp_product_i_4__0_n_6;
  wire tmp_product_i_5__0_n_3;
  wire tmp_product_i_5__0_n_4;
  wire tmp_product_i_5__0_n_5;
  wire tmp_product_i_5__0_n_6;
  wire tmp_product_i_6__0_n_3;
  wire tmp_product_i_6__0_n_4;
  wire tmp_product_i_6__0_n_5;
  wire tmp_product_i_6__0_n_6;
  wire tmp_product_i_7__0_n_3;
  wire tmp_product_i_8__0_n_3;
  wire tmp_product_i_9__0_n_3;
  wire [7:2]zext_ln46_fu_173_p1;
  wire [3:3]NLW_dout_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]\NLW_lowfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_10__0
       (.I0(dout_reg[25]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[25]),
        .O(dout_reg_i_10__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_11__0
       (.I0(dout_reg[24]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[24]),
        .O(dout_reg_i_11__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_12__0
       (.I0(dout_reg[23]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[23]),
        .O(dout_reg_i_12__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_13__0
       (.I0(dout_reg[22]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[22]),
        .O(dout_reg_i_13__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_14__0
       (.I0(dout_reg[21]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[21]),
        .O(dout_reg_i_14__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_15__0
       (.I0(dout_reg[20]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[20]),
        .O(dout_reg_i_15__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_1__0
       (.CI(dout_reg_i_2__0_n_3),
        .CO({NLW_dout_reg_i_1__0_CO_UNCONNECTED[3],dout_reg_i_1__0_n_4,dout_reg_i_1__0_n_5,dout_reg_i_1__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg[30:28]}),
        .O(lowfreq_accumulate_fu_369_p2[31:28]),
        .S({dout_reg_i_4__0_n_3,dout_reg_i_5__0_n_3,dout_reg_i_6__0_n_3,dout_reg_i_7__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_2__0
       (.CI(dout_reg_i_3__0_n_3),
        .CO({dout_reg_i_2__0_n_3,dout_reg_i_2__0_n_4,dout_reg_i_2__0_n_5,dout_reg_i_2__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[27:24]),
        .O(lowfreq_accumulate_fu_369_p2[27:24]),
        .S({dout_reg_i_8__0_n_3,dout_reg_i_9__0_n_3,dout_reg_i_10__0_n_3,dout_reg_i_11__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_3__0
       (.CI(tmp_product_i_2__0_n_3),
        .CO({dout_reg_i_3__0_n_3,dout_reg_i_3__0_n_4,dout_reg_i_3__0_n_5,dout_reg_i_3__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[23:20]),
        .O(lowfreq_accumulate_fu_369_p2[23:20]),
        .S({dout_reg_i_12__0_n_3,dout_reg_i_13__0_n_3,dout_reg_i_14__0_n_3,dout_reg_i_15__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_4__0
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[31]),
        .I1(dout_reg[31]),
        .O(dout_reg_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_5__0
       (.I0(dout_reg[30]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[30]),
        .O(dout_reg_i_5__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_6__0
       (.I0(dout_reg[29]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[29]),
        .O(dout_reg_i_6__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_7__0
       (.I0(dout_reg[28]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[28]),
        .O(dout_reg_i_7__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_8__0
       (.I0(dout_reg[27]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[27]),
        .O(dout_reg_i_8__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout_reg_i_9__0
       (.I0(dout_reg[26]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[26]),
        .O(dout_reg_i_9__0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(zext_ln46_fu_173_p1),
        .E(gmem_addr_reg_2620),
        .Q({Q[6],Q[4],Q[1:0]}),
        .S(S),
        .SIGNAL_IN_TREADY_int_regslice(SIGNAL_IN_TREADY_int_regslice),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_reg_470(gmem_addr_reg_470),
        .\gmem_addr_reg_470_reg[61] (sext_ln46_fu_193_p1),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg(D),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0),
        .i_fu_74(i_fu_74),
        .i_fu_74_reg(i_fu_74_reg),
        .i_fu_74_reg_0_sp_1(\i_fu_74_reg[0]_0 ),
        .\lowfreq_accumulate_fu_70_reg[0] (ap_enable_reg_pp0_iter1),
        .\lowfreq_accumulate_fu_70_reg[0]_0 (ap_enable_reg_pp0_iter8),
        .sext_ln45_fu_156_p1(sext_ln45_fu_156_p1));
  FDRE \gmem_addr_read_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [0]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [10]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [11]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [12]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [13]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [14]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [15]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [16]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [17]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [18]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [19]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [1]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [20]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [21]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [22]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [23]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [24]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [25]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [26]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [27]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [28]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [29]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [2]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [30]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [31]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [3]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [4]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [5]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [6]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [7]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [8]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [9]),
        .Q(\gmem_addr_read_reg_273_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[0]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[10]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[11]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[12]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[13]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[14]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[15]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[16]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[17]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[18]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[19]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[1]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[20]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[21]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[22]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[23]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[24]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[25]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[26]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[27]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[28]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[29]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[2]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[30]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[31]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[32]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[33]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[34]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[35]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[36]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[37]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[38]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[39]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[3]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[40]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[41]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[42]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[43]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[44]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[45]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[46]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[47]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[48]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[49]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[4]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[50]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[51]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[52]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[53]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[54]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[55]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[56]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[57]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[58]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[59]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[5]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[60]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[61]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[6]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[7]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[8]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln46_fu_193_p1[9]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[9]),
        .R(1'b0));
  FDRE \i_2_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(zext_ln46_fu_173_p1[2]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[0]),
        .R(1'b0));
  FDRE \i_2_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(zext_ln46_fu_173_p1[3]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[1]),
        .R(1'b0));
  FDRE \i_2_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(zext_ln46_fu_173_p1[4]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[2]),
        .R(1'b0));
  FDRE \i_2_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(zext_ln46_fu_173_p1[5]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[3]),
        .R(1'b0));
  FDRE \i_2_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(zext_ln46_fu_173_p1[6]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[4]),
        .R(1'b0));
  FDRE \i_2_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(zext_ln46_fu_173_p1[7]),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[5]),
        .R(1'b0));
  FDRE \i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[0]),
        .Q(i_fu_74_reg[0]),
        .R(1'b0));
  FDRE \i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[1]),
        .Q(i_fu_74_reg[1]),
        .R(1'b0));
  FDRE \i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[2]),
        .Q(i_fu_74_reg[2]),
        .R(1'b0));
  FDRE \i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[3]),
        .Q(i_fu_74_reg[3]),
        .R(1'b0));
  FDRE \i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[4]),
        .Q(i_fu_74_reg[4]),
        .R(1'b0));
  FDRE \i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[5]),
        .Q(i_fu_74_reg[5]),
        .R(1'b0));
  FDRE \i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(sext_ln45_fu_156_p1),
        .Q(i_fu_74_reg[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \lowfreq_accumulate_fu_70[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(lowfreq_accumulate_fu_70));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[0]_i_4 
       (.I0(mul_ln46_reg_278[3]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[3]),
        .O(\lowfreq_accumulate_fu_70[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[0]_i_5 
       (.I0(mul_ln46_reg_278[2]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[2]),
        .O(\lowfreq_accumulate_fu_70[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[0]_i_6 
       (.I0(mul_ln46_reg_278[1]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[1]),
        .O(\lowfreq_accumulate_fu_70[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[0]_i_7 
       (.I0(mul_ln46_reg_278[0]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[0]),
        .O(\lowfreq_accumulate_fu_70[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[12]_i_2 
       (.I0(mul_ln46_reg_278[15]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[15]),
        .O(\lowfreq_accumulate_fu_70[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[12]_i_3 
       (.I0(mul_ln46_reg_278[14]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[14]),
        .O(\lowfreq_accumulate_fu_70[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[12]_i_4 
       (.I0(mul_ln46_reg_278[13]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[13]),
        .O(\lowfreq_accumulate_fu_70[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[12]_i_5 
       (.I0(mul_ln46_reg_278[12]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[12]),
        .O(\lowfreq_accumulate_fu_70[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[16]_i_2 
       (.I0(mul_ln46_reg_278[19]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[19]),
        .O(\lowfreq_accumulate_fu_70[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[16]_i_3 
       (.I0(mul_ln46_reg_278[18]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[18]),
        .O(\lowfreq_accumulate_fu_70[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[16]_i_4 
       (.I0(mul_ln46_reg_278[17]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[17]),
        .O(\lowfreq_accumulate_fu_70[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[16]_i_5 
       (.I0(mul_ln46_reg_278[16]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[16]),
        .O(\lowfreq_accumulate_fu_70[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[20]_i_2 
       (.I0(mul_ln46_reg_278[23]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[23]),
        .O(\lowfreq_accumulate_fu_70[20]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[20]_i_3 
       (.I0(mul_ln46_reg_278[22]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[22]),
        .O(\lowfreq_accumulate_fu_70[20]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[20]_i_4 
       (.I0(mul_ln46_reg_278[21]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[21]),
        .O(\lowfreq_accumulate_fu_70[20]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[20]_i_5 
       (.I0(mul_ln46_reg_278[20]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[20]),
        .O(\lowfreq_accumulate_fu_70[20]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[24]_i_2 
       (.I0(mul_ln46_reg_278[27]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[27]),
        .O(\lowfreq_accumulate_fu_70[24]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[24]_i_3 
       (.I0(mul_ln46_reg_278[26]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[26]),
        .O(\lowfreq_accumulate_fu_70[24]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[24]_i_4 
       (.I0(mul_ln46_reg_278[25]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[25]),
        .O(\lowfreq_accumulate_fu_70[24]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[24]_i_5 
       (.I0(mul_ln46_reg_278[24]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[24]),
        .O(\lowfreq_accumulate_fu_70[24]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[28]_i_2 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[31]),
        .I1(mul_ln46_reg_278[31]),
        .O(\lowfreq_accumulate_fu_70[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[28]_i_3 
       (.I0(mul_ln46_reg_278[30]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[30]),
        .O(\lowfreq_accumulate_fu_70[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[28]_i_4 
       (.I0(mul_ln46_reg_278[29]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[29]),
        .O(\lowfreq_accumulate_fu_70[28]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[28]_i_5 
       (.I0(mul_ln46_reg_278[28]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[28]),
        .O(\lowfreq_accumulate_fu_70[28]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[4]_i_2 
       (.I0(mul_ln46_reg_278[7]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[7]),
        .O(\lowfreq_accumulate_fu_70[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[4]_i_3 
       (.I0(mul_ln46_reg_278[6]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[6]),
        .O(\lowfreq_accumulate_fu_70[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[4]_i_4 
       (.I0(mul_ln46_reg_278[5]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[5]),
        .O(\lowfreq_accumulate_fu_70[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[4]_i_5 
       (.I0(mul_ln46_reg_278[4]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[4]),
        .O(\lowfreq_accumulate_fu_70[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[8]_i_2 
       (.I0(mul_ln46_reg_278[11]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[11]),
        .O(\lowfreq_accumulate_fu_70[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[8]_i_3 
       (.I0(mul_ln46_reg_278[10]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[10]),
        .O(\lowfreq_accumulate_fu_70[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[8]_i_4 
       (.I0(mul_ln46_reg_278[9]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[9]),
        .O(\lowfreq_accumulate_fu_70[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lowfreq_accumulate_fu_70[8]_i_5 
       (.I0(mul_ln46_reg_278[8]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[8]),
        .O(\lowfreq_accumulate_fu_70[8]_i_5_n_3 ));
  FDRE \lowfreq_accumulate_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[0]_i_3_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\lowfreq_accumulate_fu_70_reg[0]_i_3_n_3 ,\lowfreq_accumulate_fu_70_reg[0]_i_3_n_4 ,\lowfreq_accumulate_fu_70_reg[0]_i_3_n_5 ,\lowfreq_accumulate_fu_70_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[3:0]),
        .O({\lowfreq_accumulate_fu_70_reg[0]_i_3_n_7 ,\lowfreq_accumulate_fu_70_reg[0]_i_3_n_8 ,\lowfreq_accumulate_fu_70_reg[0]_i_3_n_9 ,\lowfreq_accumulate_fu_70_reg[0]_i_3_n_10 }),
        .S({\lowfreq_accumulate_fu_70[0]_i_4_n_3 ,\lowfreq_accumulate_fu_70[0]_i_5_n_3 ,\lowfreq_accumulate_fu_70[0]_i_6_n_3 ,\lowfreq_accumulate_fu_70[0]_i_7_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[8]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[8]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[12]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[12]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[8]_i_1_n_3 ),
        .CO({\lowfreq_accumulate_fu_70_reg[12]_i_1_n_3 ,\lowfreq_accumulate_fu_70_reg[12]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[12]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[15:12]),
        .O({\lowfreq_accumulate_fu_70_reg[12]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[12]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[12]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[12]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[12]_i_2_n_3 ,\lowfreq_accumulate_fu_70[12]_i_3_n_3 ,\lowfreq_accumulate_fu_70[12]_i_4_n_3 ,\lowfreq_accumulate_fu_70[12]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[12]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[12]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[12]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[16] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[16]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[16]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[12]_i_1_n_3 ),
        .CO({\lowfreq_accumulate_fu_70_reg[16]_i_1_n_3 ,\lowfreq_accumulate_fu_70_reg[16]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[16]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[19:16]),
        .O({\lowfreq_accumulate_fu_70_reg[16]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[16]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[16]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[16]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[16]_i_2_n_3 ,\lowfreq_accumulate_fu_70[16]_i_3_n_3 ,\lowfreq_accumulate_fu_70[16]_i_4_n_3 ,\lowfreq_accumulate_fu_70[16]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[17] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[16]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[18] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[16]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[19] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[16]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[0]_i_3_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[20] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[20]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[20]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[16]_i_1_n_3 ),
        .CO({\lowfreq_accumulate_fu_70_reg[20]_i_1_n_3 ,\lowfreq_accumulate_fu_70_reg[20]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[20]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[23:20]),
        .O({\lowfreq_accumulate_fu_70_reg[20]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[20]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[20]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[20]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[20]_i_2_n_3 ,\lowfreq_accumulate_fu_70[20]_i_3_n_3 ,\lowfreq_accumulate_fu_70[20]_i_4_n_3 ,\lowfreq_accumulate_fu_70[20]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[21] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[20]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[22] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[20]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[23] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[20]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[24] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[24]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[24]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[20]_i_1_n_3 ),
        .CO({\lowfreq_accumulate_fu_70_reg[24]_i_1_n_3 ,\lowfreq_accumulate_fu_70_reg[24]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[24]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[27:24]),
        .O({\lowfreq_accumulate_fu_70_reg[24]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[24]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[24]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[24]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[24]_i_2_n_3 ,\lowfreq_accumulate_fu_70[24]_i_3_n_3 ,\lowfreq_accumulate_fu_70[24]_i_4_n_3 ,\lowfreq_accumulate_fu_70[24]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[25] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[24]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[26] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[24]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[27] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[24]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[28] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[28]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[28]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[24]_i_1_n_3 ),
        .CO({\NLW_lowfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED [3],\lowfreq_accumulate_fu_70_reg[28]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[28]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln46_reg_278[30:28]}),
        .O({\lowfreq_accumulate_fu_70_reg[28]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[28]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[28]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[28]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[28]_i_2_n_3 ,\lowfreq_accumulate_fu_70[28]_i_3_n_3 ,\lowfreq_accumulate_fu_70[28]_i_4_n_3 ,\lowfreq_accumulate_fu_70[28]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[29] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[28]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[0]_i_3_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[30] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[28]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[31] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[28]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[0]_i_3_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[4]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[4]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[0]_i_3_n_3 ),
        .CO({\lowfreq_accumulate_fu_70_reg[4]_i_1_n_3 ,\lowfreq_accumulate_fu_70_reg[4]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[4]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[7:4]),
        .O({\lowfreq_accumulate_fu_70_reg[4]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[4]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[4]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[4]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[4]_i_2_n_3 ,\lowfreq_accumulate_fu_70[4]_i_3_n_3 ,\lowfreq_accumulate_fu_70[4]_i_4_n_3 ,\lowfreq_accumulate_fu_70[4]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[4]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[4]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[4]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \lowfreq_accumulate_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[8]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \lowfreq_accumulate_fu_70_reg[8]_i_1 
       (.CI(\lowfreq_accumulate_fu_70_reg[4]_i_1_n_3 ),
        .CO({\lowfreq_accumulate_fu_70_reg[8]_i_1_n_3 ,\lowfreq_accumulate_fu_70_reg[8]_i_1_n_4 ,\lowfreq_accumulate_fu_70_reg[8]_i_1_n_5 ,\lowfreq_accumulate_fu_70_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln46_reg_278[11:8]),
        .O({\lowfreq_accumulate_fu_70_reg[8]_i_1_n_7 ,\lowfreq_accumulate_fu_70_reg[8]_i_1_n_8 ,\lowfreq_accumulate_fu_70_reg[8]_i_1_n_9 ,\lowfreq_accumulate_fu_70_reg[8]_i_1_n_10 }),
        .S({\lowfreq_accumulate_fu_70[8]_i_2_n_3 ,\lowfreq_accumulate_fu_70[8]_i_3_n_3 ,\lowfreq_accumulate_fu_70[8]_i_4_n_3 ,\lowfreq_accumulate_fu_70[8]_i_5_n_3 }));
  FDRE \lowfreq_accumulate_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(lowfreq_accumulate_fu_70),
        .D(\lowfreq_accumulate_fu_70_reg[8]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  LUT4 #(
    .INIT(16'hD000)) 
    \lowfreq_shift_reg_load_reg_268[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(E));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[0]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[10]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[11]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[12]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[13]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[14]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[15]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[16]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[17]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[18]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[19]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[1]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[20]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[21]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[22]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[23]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[24]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[25]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[26]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[27]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[28]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[29]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[2]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[30]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[31]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[3]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[4]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[5]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[6]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[7]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[8]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(lowfreq_shift_reg_load_reg_268[9]),
        .Q(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[0]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[10]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[11]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[12]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[13]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[14]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[15]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[16]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[17]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[18]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[19]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[1]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[20]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[21]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[22]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[23]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[24]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[25]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[26]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[27]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[28]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[29]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[2]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[30]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[31]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[3]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[4]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[5]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[6]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[7]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[8]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\lowfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[9]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [0]),
        .Q(lowfreq_shift_reg_load_reg_268[0]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [10]),
        .Q(lowfreq_shift_reg_load_reg_268[10]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [11]),
        .Q(lowfreq_shift_reg_load_reg_268[11]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [12]),
        .Q(lowfreq_shift_reg_load_reg_268[12]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [13]),
        .Q(lowfreq_shift_reg_load_reg_268[13]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [14]),
        .Q(lowfreq_shift_reg_load_reg_268[14]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [15]),
        .Q(lowfreq_shift_reg_load_reg_268[15]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [16]),
        .Q(lowfreq_shift_reg_load_reg_268[16]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [17]),
        .Q(lowfreq_shift_reg_load_reg_268[17]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [18]),
        .Q(lowfreq_shift_reg_load_reg_268[18]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [19]),
        .Q(lowfreq_shift_reg_load_reg_268[19]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [1]),
        .Q(lowfreq_shift_reg_load_reg_268[1]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [20]),
        .Q(lowfreq_shift_reg_load_reg_268[20]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [21]),
        .Q(lowfreq_shift_reg_load_reg_268[21]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [22]),
        .Q(lowfreq_shift_reg_load_reg_268[22]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [23]),
        .Q(lowfreq_shift_reg_load_reg_268[23]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [24]),
        .Q(lowfreq_shift_reg_load_reg_268[24]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [25]),
        .Q(lowfreq_shift_reg_load_reg_268[25]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [26]),
        .Q(lowfreq_shift_reg_load_reg_268[26]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [27]),
        .Q(lowfreq_shift_reg_load_reg_268[27]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [28]),
        .Q(lowfreq_shift_reg_load_reg_268[28]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [29]),
        .Q(lowfreq_shift_reg_load_reg_268[29]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [2]),
        .Q(lowfreq_shift_reg_load_reg_268[2]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [30]),
        .Q(lowfreq_shift_reg_load_reg_268[30]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [31]),
        .Q(lowfreq_shift_reg_load_reg_268[31]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [3]),
        .Q(lowfreq_shift_reg_load_reg_268[3]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [4]),
        .Q(lowfreq_shift_reg_load_reg_268[4]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [5]),
        .Q(lowfreq_shift_reg_load_reg_268[5]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [6]),
        .Q(lowfreq_shift_reg_load_reg_268[6]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [7]),
        .Q(lowfreq_shift_reg_load_reg_268[7]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [8]),
        .Q(lowfreq_shift_reg_load_reg_268[8]),
        .R(1'b0));
  FDRE \lowfreq_shift_reg_load_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\lowfreq_shift_reg_load_reg_268_reg[31]_0 [9]),
        .Q(lowfreq_shift_reg_load_reg_268[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][0]_srl4_i_7 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[0]),
        .I3(\mem_reg[3][61]_srl4_i_1 [0]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [0]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][10]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[10]),
        .I3(\mem_reg[3][61]_srl4_i_1 [10]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [10]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_9 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][11]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[11]),
        .I3(\mem_reg[3][61]_srl4_i_1 [11]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [11]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_10 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][12]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[12]),
        .I3(\mem_reg[3][61]_srl4_i_1 [12]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [12]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_11 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][13]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[13]),
        .I3(\mem_reg[3][61]_srl4_i_1 [13]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [13]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_12 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][14]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[14]),
        .I3(\mem_reg[3][61]_srl4_i_1 [14]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [14]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_13 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][15]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[15]),
        .I3(\mem_reg[3][61]_srl4_i_1 [15]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [15]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_14 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][16]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[16]),
        .I3(\mem_reg[3][61]_srl4_i_1 [16]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [16]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_15 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][17]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[17]),
        .I3(\mem_reg[3][61]_srl4_i_1 [17]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [17]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_16 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][18]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[18]),
        .I3(\mem_reg[3][61]_srl4_i_1 [18]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [18]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_17 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][19]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[19]),
        .I3(\mem_reg[3][61]_srl4_i_1 [19]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [19]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_18 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][1]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[1]),
        .I3(\mem_reg[3][61]_srl4_i_1 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [1]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][20]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[20]),
        .I3(\mem_reg[3][61]_srl4_i_1 [20]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [20]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_19 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][21]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[21]),
        .I3(\mem_reg[3][61]_srl4_i_1 [21]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [21]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_20 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][22]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[22]),
        .I3(\mem_reg[3][61]_srl4_i_1 [22]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [22]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_21 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][23]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[23]),
        .I3(\mem_reg[3][61]_srl4_i_1 [23]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [23]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_22 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][24]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[24]),
        .I3(\mem_reg[3][61]_srl4_i_1 [24]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [24]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_23 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][25]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[25]),
        .I3(\mem_reg[3][61]_srl4_i_1 [25]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [25]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_24 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][26]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[26]),
        .I3(\mem_reg[3][61]_srl4_i_1 [26]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [26]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_25 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][27]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[27]),
        .I3(\mem_reg[3][61]_srl4_i_1 [27]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [27]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_26 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][28]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[28]),
        .I3(\mem_reg[3][61]_srl4_i_1 [28]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [28]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_27 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][29]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[29]),
        .I3(\mem_reg[3][61]_srl4_i_1 [29]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [29]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_28 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][2]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[2]),
        .I3(\mem_reg[3][61]_srl4_i_1 [2]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [2]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][30]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[30]),
        .I3(\mem_reg[3][61]_srl4_i_1 [30]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [30]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_29 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][31]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[31]),
        .I3(\mem_reg[3][61]_srl4_i_1 [31]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [31]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_30 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][32]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[32]),
        .I3(\mem_reg[3][61]_srl4_i_1 [32]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [32]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_31 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][33]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[33]),
        .I3(\mem_reg[3][61]_srl4_i_1 [33]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [33]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_32 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][34]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[34]),
        .I3(\mem_reg[3][61]_srl4_i_1 [34]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [34]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_33 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][35]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[35]),
        .I3(\mem_reg[3][61]_srl4_i_1 [35]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [35]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_34 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][36]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[36]),
        .I3(\mem_reg[3][61]_srl4_i_1 [36]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [36]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_35 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][37]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[37]),
        .I3(\mem_reg[3][61]_srl4_i_1 [37]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [37]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_36 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][38]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[38]),
        .I3(\mem_reg[3][61]_srl4_i_1 [38]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [38]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_37 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][39]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[39]),
        .I3(\mem_reg[3][61]_srl4_i_1 [39]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [39]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_38 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][3]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[3]),
        .I3(\mem_reg[3][61]_srl4_i_1 [3]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [3]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][40]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[40]),
        .I3(\mem_reg[3][61]_srl4_i_1 [40]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [40]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_39 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][41]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[41]),
        .I3(\mem_reg[3][61]_srl4_i_1 [41]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [41]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_40 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][42]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[42]),
        .I3(\mem_reg[3][61]_srl4_i_1 [42]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [42]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_41 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][43]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[43]),
        .I3(\mem_reg[3][61]_srl4_i_1 [43]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [43]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_42 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][44]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[44]),
        .I3(\mem_reg[3][61]_srl4_i_1 [44]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [44]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_43 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][45]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[45]),
        .I3(\mem_reg[3][61]_srl4_i_1 [45]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [45]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_44 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][46]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[46]),
        .I3(\mem_reg[3][61]_srl4_i_1 [46]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [46]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_45 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][47]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[47]),
        .I3(\mem_reg[3][61]_srl4_i_1 [47]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [47]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_46 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][48]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[48]),
        .I3(\mem_reg[3][61]_srl4_i_1 [48]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [48]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_47 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][49]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[49]),
        .I3(\mem_reg[3][61]_srl4_i_1 [49]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [49]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_48 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][4]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[4]),
        .I3(\mem_reg[3][61]_srl4_i_1 [4]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [4]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][50]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[50]),
        .I3(\mem_reg[3][61]_srl4_i_1 [50]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [50]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_49 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][51]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[51]),
        .I3(\mem_reg[3][61]_srl4_i_1 [51]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [51]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_50 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][52]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[52]),
        .I3(\mem_reg[3][61]_srl4_i_1 [52]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [52]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_51 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][53]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[53]),
        .I3(\mem_reg[3][61]_srl4_i_1 [53]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [53]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_52 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][54]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[54]),
        .I3(\mem_reg[3][61]_srl4_i_1 [54]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [54]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_53 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][55]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[55]),
        .I3(\mem_reg[3][61]_srl4_i_1 [55]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [55]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_54 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][56]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[56]),
        .I3(\mem_reg[3][61]_srl4_i_1 [56]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [56]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_55 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][57]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[57]),
        .I3(\mem_reg[3][61]_srl4_i_1 [57]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [57]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_56 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][58]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[58]),
        .I3(\mem_reg[3][61]_srl4_i_1 [58]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [58]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_57 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][59]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[59]),
        .I3(\mem_reg[3][61]_srl4_i_1 [59]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [59]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_58 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][5]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[5]),
        .I3(\mem_reg[3][61]_srl4_i_1 [5]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [5]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_4 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][60]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[60]),
        .I3(\mem_reg[3][61]_srl4_i_1 [60]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [60]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_59 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][61]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[61]),
        .I3(\mem_reg[3][61]_srl4_i_1 [61]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [61]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_60 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][6]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[6]),
        .I3(\mem_reg[3][61]_srl4_i_1 [6]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [6]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][7]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[7]),
        .I3(\mem_reg[3][61]_srl4_i_1 [7]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [7]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_6 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][8]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[8]),
        .I3(\mem_reg[3][61]_srl4_i_1 [8]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [8]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_7 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    \mem_reg[3][9]_srl4_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_m_axi_gmem_ARADDR[9]),
        .I3(\mem_reg[3][61]_srl4_i_1 [9]),
        .I4(\mem_reg[3][61]_srl4_i_1_0 [9]),
        .I5(\mem_reg[3][61]_srl4_i_1_1 ),
        .O(\ap_CS_fsm_reg[11]_8 ));
  FDRE \mul_ln46_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [0]),
        .Q(mul_ln46_reg_278[0]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [10]),
        .Q(mul_ln46_reg_278[10]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [11]),
        .Q(mul_ln46_reg_278[11]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [12]),
        .Q(mul_ln46_reg_278[12]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [13]),
        .Q(mul_ln46_reg_278[13]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [14]),
        .Q(mul_ln46_reg_278[14]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [15]),
        .Q(mul_ln46_reg_278[15]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [16]),
        .Q(mul_ln46_reg_278[16]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [17]),
        .Q(mul_ln46_reg_278[17]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [18]),
        .Q(mul_ln46_reg_278[18]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [19]),
        .Q(mul_ln46_reg_278[19]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [1]),
        .Q(mul_ln46_reg_278[1]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [20]),
        .Q(mul_ln46_reg_278[20]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [21]),
        .Q(mul_ln46_reg_278[21]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [22]),
        .Q(mul_ln46_reg_278[22]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [23]),
        .Q(mul_ln46_reg_278[23]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [24]),
        .Q(mul_ln46_reg_278[24]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [25]),
        .Q(mul_ln46_reg_278[25]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [26]),
        .Q(mul_ln46_reg_278[26]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [27]),
        .Q(mul_ln46_reg_278[27]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [28]),
        .Q(mul_ln46_reg_278[28]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [29]),
        .Q(mul_ln46_reg_278[29]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [2]),
        .Q(mul_ln46_reg_278[2]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [30]),
        .Q(mul_ln46_reg_278[30]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [31]),
        .Q(mul_ln46_reg_278[31]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [3]),
        .Q(mul_ln46_reg_278[3]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [4]),
        .Q(mul_ln46_reg_278[4]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [5]),
        .Q(mul_ln46_reg_278[5]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [6]),
        .Q(mul_ln46_reg_278[6]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [7]),
        .Q(mul_ln46_reg_278[7]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [8]),
        .Q(mul_ln46_reg_278[8]),
        .R(1'b0));
  FDRE \mul_ln46_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce),
        .D(\mul_ln46_reg_278_reg[31]_0 [9]),
        .Q(mul_ln46_reg_278[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[4]),
        .I1(Q[1]),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[3]),
        .I1(Q[1]),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[2]),
        .I1(Q[1]),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[1]),
        .I1(Q[1]),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[0]),
        .I1(Q[1]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__0
       (.I0(lowfreq_accumulate_fu_369_p2[15]),
        .I1(Q[5]),
        .I2(ram_reg[15]),
        .O(midfreq_shift_reg_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__0
       (.I0(lowfreq_accumulate_fu_369_p2[14]),
        .I1(Q[5]),
        .I2(ram_reg[14]),
        .O(midfreq_shift_reg_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__0
       (.I0(lowfreq_accumulate_fu_369_p2[13]),
        .I1(Q[5]),
        .I2(ram_reg[13]),
        .O(midfreq_shift_reg_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__0
       (.I0(lowfreq_accumulate_fu_369_p2[12]),
        .I1(Q[5]),
        .I2(ram_reg[12]),
        .O(midfreq_shift_reg_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__0
       (.I0(lowfreq_accumulate_fu_369_p2[11]),
        .I1(Q[5]),
        .I2(ram_reg[11]),
        .O(midfreq_shift_reg_d0[11]));
  LUT6 #(
    .INIT(64'hFFFF0000D0000000)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[0]),
        .I4(gmem_ARREADY),
        .I5(Q[1]),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__0
       (.I0(lowfreq_accumulate_fu_369_p2[10]),
        .I1(Q[5]),
        .I2(ram_reg[10]),
        .O(midfreq_shift_reg_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__0
       (.I0(lowfreq_accumulate_fu_369_p2[9]),
        .I1(Q[5]),
        .I2(ram_reg[9]),
        .O(midfreq_shift_reg_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__0
       (.I0(lowfreq_accumulate_fu_369_p2[8]),
        .I1(Q[5]),
        .I2(ram_reg[8]),
        .O(midfreq_shift_reg_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__0
       (.I0(lowfreq_accumulate_fu_369_p2[7]),
        .I1(Q[5]),
        .I2(ram_reg[7]),
        .O(midfreq_shift_reg_d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__0
       (.I0(lowfreq_accumulate_fu_369_p2[6]),
        .I1(Q[5]),
        .I2(ram_reg[6]),
        .O(midfreq_shift_reg_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__0
       (.I0(lowfreq_accumulate_fu_369_p2[5]),
        .I1(Q[5]),
        .I2(ram_reg[5]),
        .O(midfreq_shift_reg_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__0
       (.I0(lowfreq_accumulate_fu_369_p2[4]),
        .I1(Q[5]),
        .I2(ram_reg[4]),
        .O(midfreq_shift_reg_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27__0
       (.I0(lowfreq_accumulate_fu_369_p2[3]),
        .I1(Q[5]),
        .I2(ram_reg[3]),
        .O(midfreq_shift_reg_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__0
       (.I0(lowfreq_accumulate_fu_369_p2[2]),
        .I1(Q[5]),
        .I2(ram_reg[2]),
        .O(midfreq_shift_reg_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__0
       (.I0(lowfreq_accumulate_fu_369_p2[1]),
        .I1(Q[5]),
        .I2(ram_reg[1]),
        .O(midfreq_shift_reg_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30__0
       (.I0(lowfreq_accumulate_fu_369_p2[0]),
        .I1(Q[5]),
        .I2(ram_reg[0]),
        .O(midfreq_shift_reg_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31__0
       (.I0(lowfreq_accumulate_fu_369_p2[31]),
        .I1(Q[5]),
        .I2(ram_reg[31]),
        .O(midfreq_shift_reg_d0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32__0
       (.I0(lowfreq_accumulate_fu_369_p2[30]),
        .I1(Q[5]),
        .I2(ram_reg[30]),
        .O(midfreq_shift_reg_d0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33__0
       (.I0(lowfreq_accumulate_fu_369_p2[29]),
        .I1(Q[5]),
        .I2(ram_reg[29]),
        .O(midfreq_shift_reg_d0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34__0
       (.I0(lowfreq_accumulate_fu_369_p2[28]),
        .I1(Q[5]),
        .I2(ram_reg[28]),
        .O(midfreq_shift_reg_d0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35__0
       (.I0(lowfreq_accumulate_fu_369_p2[27]),
        .I1(Q[5]),
        .I2(ram_reg[27]),
        .O(midfreq_shift_reg_d0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36__0
       (.I0(lowfreq_accumulate_fu_369_p2[26]),
        .I1(Q[5]),
        .I2(ram_reg[26]),
        .O(midfreq_shift_reg_d0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37__0
       (.I0(lowfreq_accumulate_fu_369_p2[25]),
        .I1(Q[5]),
        .I2(ram_reg[25]),
        .O(midfreq_shift_reg_d0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38__0
       (.I0(lowfreq_accumulate_fu_369_p2[24]),
        .I1(Q[5]),
        .I2(ram_reg[24]),
        .O(midfreq_shift_reg_d0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39__0
       (.I0(lowfreq_accumulate_fu_369_p2[23]),
        .I1(Q[5]),
        .I2(ram_reg[23]),
        .O(midfreq_shift_reg_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_40__0
       (.I0(lowfreq_accumulate_fu_369_p2[22]),
        .I1(Q[5]),
        .I2(ram_reg[22]),
        .O(midfreq_shift_reg_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41__0
       (.I0(lowfreq_accumulate_fu_369_p2[21]),
        .I1(Q[5]),
        .I2(ram_reg[21]),
        .O(midfreq_shift_reg_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_42__0
       (.I0(lowfreq_accumulate_fu_369_p2[20]),
        .I1(Q[5]),
        .I2(ram_reg[20]),
        .O(midfreq_shift_reg_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_43__0
       (.I0(lowfreq_accumulate_fu_369_p2[19]),
        .I1(Q[5]),
        .I2(ram_reg[19]),
        .O(midfreq_shift_reg_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_44__0
       (.I0(lowfreq_accumulate_fu_369_p2[18]),
        .I1(Q[5]),
        .I2(ram_reg[18]),
        .O(midfreq_shift_reg_d0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_45__0
       (.I0(lowfreq_accumulate_fu_369_p2[17]),
        .I1(Q[5]),
        .I2(ram_reg[17]),
        .O(midfreq_shift_reg_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_46__0
       (.I0(lowfreq_accumulate_fu_369_p2[16]),
        .I1(Q[5]),
        .I2(ram_reg[16]),
        .O(midfreq_shift_reg_d0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_address0[5]),
        .I1(Q[1]),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10__0
       (.I0(dout_reg[16]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[16]),
        .O(tmp_product_i_10__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11__0
       (.I0(dout_reg[15]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[15]),
        .O(tmp_product_i_11__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12__0
       (.I0(dout_reg[14]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[14]),
        .O(tmp_product_i_12__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13__0
       (.I0(dout_reg[13]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[13]),
        .O(tmp_product_i_13__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14__0
       (.I0(dout_reg[12]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[12]),
        .O(tmp_product_i_14__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15__0
       (.I0(dout_reg[11]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[11]),
        .O(tmp_product_i_15__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16__0
       (.I0(dout_reg[10]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[10]),
        .O(tmp_product_i_16__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17__0
       (.I0(dout_reg[9]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[9]),
        .O(tmp_product_i_17__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18__0
       (.I0(dout_reg[8]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[8]),
        .O(tmp_product_i_18__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19__0
       (.I0(dout_reg[7]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[7]),
        .O(tmp_product_i_19__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_20__0
       (.I0(dout_reg[6]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[6]),
        .O(tmp_product_i_20__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_21__0
       (.I0(dout_reg[5]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[5]),
        .O(tmp_product_i_21__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_22__0
       (.I0(dout_reg[4]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[4]),
        .O(tmp_product_i_22__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_23__0
       (.I0(dout_reg[3]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[3]),
        .O(tmp_product_i_23__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_24__0
       (.I0(dout_reg[2]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[2]),
        .O(tmp_product_i_24__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_25__0
       (.I0(dout_reg[1]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[1]),
        .O(tmp_product_i_25__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_26__0
       (.I0(dout_reg[0]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[0]),
        .O(tmp_product_i_26__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__0
       (.CI(tmp_product_i_3__0_n_3),
        .CO({tmp_product_i_2__0_n_3,tmp_product_i_2__0_n_4,tmp_product_i_2__0_n_5,tmp_product_i_2__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[19:16]),
        .O(lowfreq_accumulate_fu_369_p2[19:16]),
        .S({tmp_product_i_7__0_n_3,tmp_product_i_8__0_n_3,tmp_product_i_9__0_n_3,tmp_product_i_10__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__0
       (.CI(tmp_product_i_4__0_n_3),
        .CO({tmp_product_i_3__0_n_3,tmp_product_i_3__0_n_4,tmp_product_i_3__0_n_5,tmp_product_i_3__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[15:12]),
        .O(lowfreq_accumulate_fu_369_p2[15:12]),
        .S({tmp_product_i_11__0_n_3,tmp_product_i_12__0_n_3,tmp_product_i_13__0_n_3,tmp_product_i_14__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__0
       (.CI(tmp_product_i_5__0_n_3),
        .CO({tmp_product_i_4__0_n_3,tmp_product_i_4__0_n_4,tmp_product_i_4__0_n_5,tmp_product_i_4__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[11:8]),
        .O(lowfreq_accumulate_fu_369_p2[11:8]),
        .S({tmp_product_i_15__0_n_3,tmp_product_i_16__0_n_3,tmp_product_i_17__0_n_3,tmp_product_i_18__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__0
       (.CI(tmp_product_i_6__0_n_3),
        .CO({tmp_product_i_5__0_n_3,tmp_product_i_5__0_n_4,tmp_product_i_5__0_n_5,tmp_product_i_5__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[7:4]),
        .O(lowfreq_accumulate_fu_369_p2[7:4]),
        .S({tmp_product_i_19__0_n_3,tmp_product_i_20__0_n_3,tmp_product_i_21__0_n_3,tmp_product_i_22__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__0
       (.CI(1'b0),
        .CO({tmp_product_i_6__0_n_3,tmp_product_i_6__0_n_4,tmp_product_i_6__0_n_5,tmp_product_i_6__0_n_6}),
        .CYINIT(1'b0),
        .DI(dout_reg[3:0]),
        .O(lowfreq_accumulate_fu_369_p2[3:0]),
        .S({tmp_product_i_23__0_n_3,tmp_product_i_24__0_n_3,tmp_product_i_25__0_n_3,tmp_product_i_26__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7__0
       (.I0(dout_reg[19]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[19]),
        .O(tmp_product_i_7__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8__0
       (.I0(dout_reg[18]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[18]),
        .O(tmp_product_i_8__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9__0
       (.I0(dout_reg[17]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_accumulate_out[17]),
        .O(tmp_product_i_9__0_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop
   (grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
    ADDRARDADDR,
    \ap_CS_fsm_reg[11] ,
    WEBWE,
    \ap_CS_fsm_reg[10] ,
    D,
    ADDRBWRADDR,
    \gmem_addr_read_reg_273_reg[31]_0 ,
    \gmem_addr_read_reg_273_reg[30]_0 ,
    \gmem_addr_read_reg_273_reg[29]_0 ,
    \gmem_addr_read_reg_273_reg[28]_0 ,
    \gmem_addr_read_reg_273_reg[27]_0 ,
    \gmem_addr_read_reg_273_reg[26]_0 ,
    \gmem_addr_read_reg_273_reg[25]_0 ,
    \gmem_addr_read_reg_273_reg[24]_0 ,
    \gmem_addr_read_reg_273_reg[23]_0 ,
    \gmem_addr_read_reg_273_reg[22]_0 ,
    \gmem_addr_read_reg_273_reg[21]_0 ,
    \gmem_addr_read_reg_273_reg[20]_0 ,
    \gmem_addr_read_reg_273_reg[19]_0 ,
    \gmem_addr_read_reg_273_reg[18]_0 ,
    \gmem_addr_read_reg_273_reg[17]_0 ,
    \gmem_addr_read_reg_273_reg[16]_0 ,
    \gmem_addr_read_reg_273_reg[15]_0 ,
    \gmem_addr_read_reg_273_reg[14]_0 ,
    \gmem_addr_read_reg_273_reg[13]_0 ,
    \gmem_addr_read_reg_273_reg[12]_0 ,
    \gmem_addr_read_reg_273_reg[11]_0 ,
    \gmem_addr_read_reg_273_reg[10]_0 ,
    \gmem_addr_read_reg_273_reg[9]_0 ,
    \gmem_addr_read_reg_273_reg[8]_0 ,
    \gmem_addr_read_reg_273_reg[7]_0 ,
    \gmem_addr_read_reg_273_reg[6]_0 ,
    \gmem_addr_read_reg_273_reg[5]_0 ,
    \gmem_addr_read_reg_273_reg[4]_0 ,
    \gmem_addr_read_reg_273_reg[3]_0 ,
    \gmem_addr_read_reg_273_reg[2]_0 ,
    \gmem_addr_read_reg_273_reg[1]_0 ,
    \gmem_addr_read_reg_273_reg[0]_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0 ,
    \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0 ,
    highfreq_shift_reg_d0,
    \ap_CS_fsm_reg[10]_0 ,
    \gmem_addr_reg_262_reg[61]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[11]_0 ,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
    gmem_RVALID,
    gmem_ARREADY,
    gmem_addr_1_reg_476,
    S,
    Q,
    E,
    tmp_product,
    tmp_product_0,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out,
    ram_reg,
    ram_reg_i_53_0,
    \mul_ln56_reg_278_reg[31]_0 ,
    \gmem_addr_read_reg_273_reg[31]_1 ,
    \midfreq_shift_reg_load_reg_268_reg[31]_0 );
  output grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter8;
  output grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  output [5:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[11] ;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output [1:0]D;
  output [5:0]ADDRBWRADDR;
  output \gmem_addr_read_reg_273_reg[31]_0 ;
  output \gmem_addr_read_reg_273_reg[30]_0 ;
  output \gmem_addr_read_reg_273_reg[29]_0 ;
  output \gmem_addr_read_reg_273_reg[28]_0 ;
  output \gmem_addr_read_reg_273_reg[27]_0 ;
  output \gmem_addr_read_reg_273_reg[26]_0 ;
  output \gmem_addr_read_reg_273_reg[25]_0 ;
  output \gmem_addr_read_reg_273_reg[24]_0 ;
  output \gmem_addr_read_reg_273_reg[23]_0 ;
  output \gmem_addr_read_reg_273_reg[22]_0 ;
  output \gmem_addr_read_reg_273_reg[21]_0 ;
  output \gmem_addr_read_reg_273_reg[20]_0 ;
  output \gmem_addr_read_reg_273_reg[19]_0 ;
  output \gmem_addr_read_reg_273_reg[18]_0 ;
  output \gmem_addr_read_reg_273_reg[17]_0 ;
  output \gmem_addr_read_reg_273_reg[16]_0 ;
  output \gmem_addr_read_reg_273_reg[15]_0 ;
  output \gmem_addr_read_reg_273_reg[14]_0 ;
  output \gmem_addr_read_reg_273_reg[13]_0 ;
  output \gmem_addr_read_reg_273_reg[12]_0 ;
  output \gmem_addr_read_reg_273_reg[11]_0 ;
  output \gmem_addr_read_reg_273_reg[10]_0 ;
  output \gmem_addr_read_reg_273_reg[9]_0 ;
  output \gmem_addr_read_reg_273_reg[8]_0 ;
  output \gmem_addr_read_reg_273_reg[7]_0 ;
  output \gmem_addr_read_reg_273_reg[6]_0 ;
  output \gmem_addr_read_reg_273_reg[5]_0 ;
  output \gmem_addr_read_reg_273_reg[4]_0 ;
  output \gmem_addr_read_reg_273_reg[3]_0 ;
  output \gmem_addr_read_reg_273_reg[2]_0 ;
  output \gmem_addr_read_reg_273_reg[1]_0 ;
  output \gmem_addr_read_reg_273_reg[0]_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0 ;
  output \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0 ;
  output [31:0]highfreq_shift_reg_d0;
  output \ap_CS_fsm_reg[10]_0 ;
  output [61:0]\gmem_addr_reg_262_reg[61]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[11]_0 ;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  input gmem_RVALID;
  input gmem_ARREADY;
  input [61:0]gmem_addr_1_reg_476;
  input [0:0]S;
  input [6:0]Q;
  input [0:0]E;
  input [31:0]tmp_product;
  input [31:0]tmp_product_0;
  input [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1;
  input [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out;
  input [31:0]ram_reg;
  input [31:0]ram_reg_i_53_0;
  input [31:0]\mul_ln56_reg_278_reg[31]_0 ;
  input [31:0]\gmem_addr_read_reg_273_reg[31]_1 ;
  input [31:0]\midfreq_shift_reg_load_reg_268_reg[31]_0 ;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_1_reg_476;
  wire \gmem_addr_read_reg_273_reg[0]_0 ;
  wire \gmem_addr_read_reg_273_reg[10]_0 ;
  wire \gmem_addr_read_reg_273_reg[11]_0 ;
  wire \gmem_addr_read_reg_273_reg[12]_0 ;
  wire \gmem_addr_read_reg_273_reg[13]_0 ;
  wire \gmem_addr_read_reg_273_reg[14]_0 ;
  wire \gmem_addr_read_reg_273_reg[15]_0 ;
  wire \gmem_addr_read_reg_273_reg[16]_0 ;
  wire \gmem_addr_read_reg_273_reg[17]_0 ;
  wire \gmem_addr_read_reg_273_reg[18]_0 ;
  wire \gmem_addr_read_reg_273_reg[19]_0 ;
  wire \gmem_addr_read_reg_273_reg[1]_0 ;
  wire \gmem_addr_read_reg_273_reg[20]_0 ;
  wire \gmem_addr_read_reg_273_reg[21]_0 ;
  wire \gmem_addr_read_reg_273_reg[22]_0 ;
  wire \gmem_addr_read_reg_273_reg[23]_0 ;
  wire \gmem_addr_read_reg_273_reg[24]_0 ;
  wire \gmem_addr_read_reg_273_reg[25]_0 ;
  wire \gmem_addr_read_reg_273_reg[26]_0 ;
  wire \gmem_addr_read_reg_273_reg[27]_0 ;
  wire \gmem_addr_read_reg_273_reg[28]_0 ;
  wire \gmem_addr_read_reg_273_reg[29]_0 ;
  wire \gmem_addr_read_reg_273_reg[2]_0 ;
  wire \gmem_addr_read_reg_273_reg[30]_0 ;
  wire \gmem_addr_read_reg_273_reg[31]_0 ;
  wire [31:0]\gmem_addr_read_reg_273_reg[31]_1 ;
  wire \gmem_addr_read_reg_273_reg[3]_0 ;
  wire \gmem_addr_read_reg_273_reg[4]_0 ;
  wire \gmem_addr_read_reg_273_reg[5]_0 ;
  wire \gmem_addr_read_reg_273_reg[6]_0 ;
  wire \gmem_addr_read_reg_273_reg[7]_0 ;
  wire \gmem_addr_read_reg_273_reg[8]_0 ;
  wire \gmem_addr_read_reg_273_reg[9]_0 ;
  wire gmem_addr_reg_2620;
  wire [61:0]\gmem_addr_reg_262_reg[61]_0 ;
  wire [31:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out;
  wire [31:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce;
  wire [31:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0;
  wire [31:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  wire [31:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out;
  wire [5:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0;
  wire [31:0]highfreq_shift_reg_d0;
  wire i_fu_74;
  wire [6:0]i_fu_74_reg;
  wire [31:0]midfreq_accumulate_fu_382_p2;
  wire midfreq_accumulate_fu_70;
  wire \midfreq_accumulate_fu_70[0]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[0]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[0]_i_6_n_3 ;
  wire \midfreq_accumulate_fu_70[0]_i_7_n_3 ;
  wire \midfreq_accumulate_fu_70[12]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[12]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[12]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[12]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[16]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[16]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[16]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[16]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[20]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[20]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[20]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[20]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[24]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[24]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[24]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[24]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[28]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[28]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[28]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[28]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[4]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[4]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[4]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[4]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70[8]_i_2_n_3 ;
  wire \midfreq_accumulate_fu_70[8]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70[8]_i_4_n_3 ;
  wire \midfreq_accumulate_fu_70[8]_i_5_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[0]_i_3_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[12]_i_1_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[16]_i_1_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[20]_i_1_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[24]_i_1_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[28]_i_1_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[4]_i_1_n_9 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_10 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_3 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_4 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_5 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_6 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_7 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_8 ;
  wire \midfreq_accumulate_fu_70_reg[8]_i_1_n_9 ;
  wire [31:0]midfreq_shift_reg_load_reg_268;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0 ;
  wire \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0 ;
  wire [31:0]\midfreq_shift_reg_load_reg_268_reg[31]_0 ;
  wire [31:0]mul_ln56_reg_278;
  wire [31:0]\mul_ln56_reg_278_reg[31]_0 ;
  wire [31:0]ram_reg;
  wire ram_reg_i_49_n_3;
  wire ram_reg_i_49_n_4;
  wire ram_reg_i_49_n_5;
  wire ram_reg_i_49_n_6;
  wire ram_reg_i_50_n_3;
  wire ram_reg_i_50_n_4;
  wire ram_reg_i_50_n_5;
  wire ram_reg_i_50_n_6;
  wire ram_reg_i_51_n_3;
  wire ram_reg_i_51_n_4;
  wire ram_reg_i_51_n_5;
  wire ram_reg_i_51_n_6;
  wire ram_reg_i_52_n_3;
  wire ram_reg_i_52_n_4;
  wire ram_reg_i_52_n_5;
  wire ram_reg_i_52_n_6;
  wire [31:0]ram_reg_i_53_0;
  wire ram_reg_i_53_n_4;
  wire ram_reg_i_53_n_5;
  wire ram_reg_i_53_n_6;
  wire ram_reg_i_54_n_3;
  wire ram_reg_i_54_n_4;
  wire ram_reg_i_54_n_5;
  wire ram_reg_i_54_n_6;
  wire ram_reg_i_55_n_3;
  wire ram_reg_i_55_n_4;
  wire ram_reg_i_55_n_5;
  wire ram_reg_i_55_n_6;
  wire ram_reg_i_56_n_3;
  wire ram_reg_i_56_n_4;
  wire ram_reg_i_56_n_5;
  wire ram_reg_i_56_n_6;
  wire ram_reg_i_57_n_3;
  wire ram_reg_i_58_n_3;
  wire ram_reg_i_59_n_3;
  wire ram_reg_i_60_n_3;
  wire ram_reg_i_61_n_3;
  wire ram_reg_i_62_n_3;
  wire ram_reg_i_63_n_3;
  wire ram_reg_i_64_n_3;
  wire ram_reg_i_65_n_3;
  wire ram_reg_i_66_n_3;
  wire ram_reg_i_67_n_3;
  wire ram_reg_i_68_n_3;
  wire ram_reg_i_69_n_3;
  wire ram_reg_i_70_n_3;
  wire ram_reg_i_71_n_3;
  wire ram_reg_i_72_n_3;
  wire ram_reg_i_73_n_3;
  wire ram_reg_i_74_n_3;
  wire ram_reg_i_75_n_3;
  wire ram_reg_i_76_n_3;
  wire ram_reg_i_77_n_3;
  wire ram_reg_i_78_n_3;
  wire ram_reg_i_79_n_3;
  wire ram_reg_i_80_n_3;
  wire ram_reg_i_81_n_3;
  wire ram_reg_i_82_n_3;
  wire ram_reg_i_83_n_3;
  wire ram_reg_i_84_n_3;
  wire ram_reg_i_85_n_3;
  wire ram_reg_i_86_n_3;
  wire ram_reg_i_87_n_3;
  wire ram_reg_i_88_n_3;
  wire [6:6]sext_ln55_fu_156_p1;
  wire [61:0]sext_ln56_fu_193_p1;
  wire [31:0]tmp_product;
  wire [31:0]tmp_product_0;
  wire [7:2]zext_ln56_fu_173_p1;
  wire [3:3]\NLW_midfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_i_53_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_16
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[31]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[31]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[31]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_17
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[30]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[30]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[30]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_18
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[29]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[29]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[29]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_19
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[28]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[28]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[28]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_20
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[27]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[27]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[27]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_21
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[26]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[26]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[26]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_22
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[25]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[25]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[25]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_23
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[24]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[24]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[24]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_24
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[23]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[23]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[23]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_25
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[22]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[22]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[22]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_26
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[21]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[21]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[21]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_27
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[20]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[20]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[20]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_28
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[19]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[19]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[19]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_29
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[18]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[18]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[18]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dout_reg_i_30
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[17]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[17]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[17]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    dout_vld_i_3
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(zext_ln56_fu_173_p1),
        .E(gmem_addr_reg_2620),
        .Q(Q[4:2]),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_1_reg_476(gmem_addr_1_reg_476),
        .\gmem_addr_1_reg_476_reg[61] (sext_ln56_fu_193_p1),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg(D),
        .i_fu_74(i_fu_74),
        .i_fu_74_reg(i_fu_74_reg),
        .\midfreq_accumulate_fu_70_reg[0] (ap_enable_reg_pp0_iter1),
        .\midfreq_accumulate_fu_70_reg[0]_0 (ap_enable_reg_pp0_iter8),
        .sext_ln55_fu_156_p1(sext_ln55_fu_156_p1));
  FDRE \gmem_addr_read_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [0]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [10]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [11]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [12]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [13]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [14]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [15]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [16]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [17]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [18]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [19]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [1]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [20]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [21]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [22]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [23]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [24]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [25]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [26]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [27]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [28]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [29]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [2]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [30]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [31]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [3]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [4]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [5]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [6]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [7]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [8]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\gmem_addr_read_reg_273_reg[31]_1 [9]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[0]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[10]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[11]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[12]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[13]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[14]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[15]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[16]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[17]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[18]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[19]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[1]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[20]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[21]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[22]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[23]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[24]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[25]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[26]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[27]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[28]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[29]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[2]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[30]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[31]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[32]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[33]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[34]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[35]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[36]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[37]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[38]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[39]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[3]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[40]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[41]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[42]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[43]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[44]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[45]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[46]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[47]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[48]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[49]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[4]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[50]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[51]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[52]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[53]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[54]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[55]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[56]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[57]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[58]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[59]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[5]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[60]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[61]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[6]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[7]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[8]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2620),
        .D(sext_ln56_fu_193_p1[9]),
        .Q(\gmem_addr_reg_262_reg[61]_0 [9]),
        .R(1'b0));
  FDRE \i_1_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(zext_ln56_fu_173_p1[2]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[0]),
        .R(1'b0));
  FDRE \i_1_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(zext_ln56_fu_173_p1[3]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[1]),
        .R(1'b0));
  FDRE \i_1_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(zext_ln56_fu_173_p1[4]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[2]),
        .R(1'b0));
  FDRE \i_1_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(zext_ln56_fu_173_p1[5]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[3]),
        .R(1'b0));
  FDRE \i_1_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(zext_ln56_fu_173_p1[6]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[4]),
        .R(1'b0));
  FDRE \i_1_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(zext_ln56_fu_173_p1[7]),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[5]),
        .R(1'b0));
  FDRE \i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[0]),
        .Q(i_fu_74_reg[0]),
        .R(1'b0));
  FDRE \i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[1]),
        .Q(i_fu_74_reg[1]),
        .R(1'b0));
  FDRE \i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[2]),
        .Q(i_fu_74_reg[2]),
        .R(1'b0));
  FDRE \i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[3]),
        .Q(i_fu_74_reg[3]),
        .R(1'b0));
  FDRE \i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[4]),
        .Q(i_fu_74_reg[4]),
        .R(1'b0));
  FDRE \i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(ADDRARDADDR[5]),
        .Q(i_fu_74_reg[5]),
        .R(1'b0));
  FDRE \i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_74),
        .D(sext_ln55_fu_156_p1),
        .Q(i_fu_74_reg[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABA8ABA8ABA8A8A8)) 
    \mem_reg[3][0]_srl4_i_5 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(E),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \midfreq_accumulate_fu_70[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(midfreq_accumulate_fu_70));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[0]_i_4 
       (.I0(mul_ln56_reg_278[3]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[3]),
        .O(\midfreq_accumulate_fu_70[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[0]_i_5 
       (.I0(mul_ln56_reg_278[2]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[2]),
        .O(\midfreq_accumulate_fu_70[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[0]_i_6 
       (.I0(mul_ln56_reg_278[1]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[1]),
        .O(\midfreq_accumulate_fu_70[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[0]_i_7 
       (.I0(mul_ln56_reg_278[0]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[0]),
        .O(\midfreq_accumulate_fu_70[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[12]_i_2 
       (.I0(mul_ln56_reg_278[15]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[15]),
        .O(\midfreq_accumulate_fu_70[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[12]_i_3 
       (.I0(mul_ln56_reg_278[14]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[14]),
        .O(\midfreq_accumulate_fu_70[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[12]_i_4 
       (.I0(mul_ln56_reg_278[13]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[13]),
        .O(\midfreq_accumulate_fu_70[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[12]_i_5 
       (.I0(mul_ln56_reg_278[12]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[12]),
        .O(\midfreq_accumulate_fu_70[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[16]_i_2 
       (.I0(mul_ln56_reg_278[19]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[19]),
        .O(\midfreq_accumulate_fu_70[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[16]_i_3 
       (.I0(mul_ln56_reg_278[18]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[18]),
        .O(\midfreq_accumulate_fu_70[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[16]_i_4 
       (.I0(mul_ln56_reg_278[17]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[17]),
        .O(\midfreq_accumulate_fu_70[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[16]_i_5 
       (.I0(mul_ln56_reg_278[16]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[16]),
        .O(\midfreq_accumulate_fu_70[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[20]_i_2 
       (.I0(mul_ln56_reg_278[23]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[23]),
        .O(\midfreq_accumulate_fu_70[20]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[20]_i_3 
       (.I0(mul_ln56_reg_278[22]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[22]),
        .O(\midfreq_accumulate_fu_70[20]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[20]_i_4 
       (.I0(mul_ln56_reg_278[21]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[21]),
        .O(\midfreq_accumulate_fu_70[20]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[20]_i_5 
       (.I0(mul_ln56_reg_278[20]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[20]),
        .O(\midfreq_accumulate_fu_70[20]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[24]_i_2 
       (.I0(mul_ln56_reg_278[27]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[27]),
        .O(\midfreq_accumulate_fu_70[24]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[24]_i_3 
       (.I0(mul_ln56_reg_278[26]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[26]),
        .O(\midfreq_accumulate_fu_70[24]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[24]_i_4 
       (.I0(mul_ln56_reg_278[25]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[25]),
        .O(\midfreq_accumulate_fu_70[24]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[24]_i_5 
       (.I0(mul_ln56_reg_278[24]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[24]),
        .O(\midfreq_accumulate_fu_70[24]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[28]_i_2 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[31]),
        .I1(mul_ln56_reg_278[31]),
        .O(\midfreq_accumulate_fu_70[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[28]_i_3 
       (.I0(mul_ln56_reg_278[30]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[30]),
        .O(\midfreq_accumulate_fu_70[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[28]_i_4 
       (.I0(mul_ln56_reg_278[29]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[29]),
        .O(\midfreq_accumulate_fu_70[28]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[28]_i_5 
       (.I0(mul_ln56_reg_278[28]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[28]),
        .O(\midfreq_accumulate_fu_70[28]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[4]_i_2 
       (.I0(mul_ln56_reg_278[7]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[7]),
        .O(\midfreq_accumulate_fu_70[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[4]_i_3 
       (.I0(mul_ln56_reg_278[6]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[6]),
        .O(\midfreq_accumulate_fu_70[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[4]_i_4 
       (.I0(mul_ln56_reg_278[5]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[5]),
        .O(\midfreq_accumulate_fu_70[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[4]_i_5 
       (.I0(mul_ln56_reg_278[4]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[4]),
        .O(\midfreq_accumulate_fu_70[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[8]_i_2 
       (.I0(mul_ln56_reg_278[11]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[11]),
        .O(\midfreq_accumulate_fu_70[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[8]_i_3 
       (.I0(mul_ln56_reg_278[10]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[10]),
        .O(\midfreq_accumulate_fu_70[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[8]_i_4 
       (.I0(mul_ln56_reg_278[9]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[9]),
        .O(\midfreq_accumulate_fu_70[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \midfreq_accumulate_fu_70[8]_i_5 
       (.I0(mul_ln56_reg_278[8]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[8]),
        .O(\midfreq_accumulate_fu_70[8]_i_5_n_3 ));
  FDRE \midfreq_accumulate_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[0]_i_3_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\midfreq_accumulate_fu_70_reg[0]_i_3_n_3 ,\midfreq_accumulate_fu_70_reg[0]_i_3_n_4 ,\midfreq_accumulate_fu_70_reg[0]_i_3_n_5 ,\midfreq_accumulate_fu_70_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[3:0]),
        .O({\midfreq_accumulate_fu_70_reg[0]_i_3_n_7 ,\midfreq_accumulate_fu_70_reg[0]_i_3_n_8 ,\midfreq_accumulate_fu_70_reg[0]_i_3_n_9 ,\midfreq_accumulate_fu_70_reg[0]_i_3_n_10 }),
        .S({\midfreq_accumulate_fu_70[0]_i_4_n_3 ,\midfreq_accumulate_fu_70[0]_i_5_n_3 ,\midfreq_accumulate_fu_70[0]_i_6_n_3 ,\midfreq_accumulate_fu_70[0]_i_7_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[8]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[8]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[12]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[12]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[8]_i_1_n_3 ),
        .CO({\midfreq_accumulate_fu_70_reg[12]_i_1_n_3 ,\midfreq_accumulate_fu_70_reg[12]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[12]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[15:12]),
        .O({\midfreq_accumulate_fu_70_reg[12]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[12]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[12]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[12]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[12]_i_2_n_3 ,\midfreq_accumulate_fu_70[12]_i_3_n_3 ,\midfreq_accumulate_fu_70[12]_i_4_n_3 ,\midfreq_accumulate_fu_70[12]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[12]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[12]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[12]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[16] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[16]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[16]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[12]_i_1_n_3 ),
        .CO({\midfreq_accumulate_fu_70_reg[16]_i_1_n_3 ,\midfreq_accumulate_fu_70_reg[16]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[16]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[19:16]),
        .O({\midfreq_accumulate_fu_70_reg[16]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[16]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[16]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[16]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[16]_i_2_n_3 ,\midfreq_accumulate_fu_70[16]_i_3_n_3 ,\midfreq_accumulate_fu_70[16]_i_4_n_3 ,\midfreq_accumulate_fu_70[16]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[17] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[16]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[18] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[16]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[19] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[16]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[0]_i_3_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[20] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[20]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[20]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[16]_i_1_n_3 ),
        .CO({\midfreq_accumulate_fu_70_reg[20]_i_1_n_3 ,\midfreq_accumulate_fu_70_reg[20]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[20]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[23:20]),
        .O({\midfreq_accumulate_fu_70_reg[20]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[20]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[20]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[20]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[20]_i_2_n_3 ,\midfreq_accumulate_fu_70[20]_i_3_n_3 ,\midfreq_accumulate_fu_70[20]_i_4_n_3 ,\midfreq_accumulate_fu_70[20]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[21] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[20]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[22] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[20]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[23] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[20]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[24] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[24]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[24]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[20]_i_1_n_3 ),
        .CO({\midfreq_accumulate_fu_70_reg[24]_i_1_n_3 ,\midfreq_accumulate_fu_70_reg[24]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[24]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[27:24]),
        .O({\midfreq_accumulate_fu_70_reg[24]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[24]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[24]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[24]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[24]_i_2_n_3 ,\midfreq_accumulate_fu_70[24]_i_3_n_3 ,\midfreq_accumulate_fu_70[24]_i_4_n_3 ,\midfreq_accumulate_fu_70[24]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[25] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[24]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[26] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[24]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[27] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[24]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[28] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[28]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[28]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[24]_i_1_n_3 ),
        .CO({\NLW_midfreq_accumulate_fu_70_reg[28]_i_1_CO_UNCONNECTED [3],\midfreq_accumulate_fu_70_reg[28]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[28]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln56_reg_278[30:28]}),
        .O({\midfreq_accumulate_fu_70_reg[28]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[28]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[28]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[28]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[28]_i_2_n_3 ,\midfreq_accumulate_fu_70[28]_i_3_n_3 ,\midfreq_accumulate_fu_70[28]_i_4_n_3 ,\midfreq_accumulate_fu_70[28]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[29] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[28]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[0]_i_3_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[30] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[28]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[31] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[28]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[0]_i_3_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[4]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[4]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[0]_i_3_n_3 ),
        .CO({\midfreq_accumulate_fu_70_reg[4]_i_1_n_3 ,\midfreq_accumulate_fu_70_reg[4]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[4]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[7:4]),
        .O({\midfreq_accumulate_fu_70_reg[4]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[4]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[4]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[4]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[4]_i_2_n_3 ,\midfreq_accumulate_fu_70[4]_i_3_n_3 ,\midfreq_accumulate_fu_70[4]_i_4_n_3 ,\midfreq_accumulate_fu_70[4]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[4]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[4]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[4]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \midfreq_accumulate_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[8]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \midfreq_accumulate_fu_70_reg[8]_i_1 
       (.CI(\midfreq_accumulate_fu_70_reg[4]_i_1_n_3 ),
        .CO({\midfreq_accumulate_fu_70_reg[8]_i_1_n_3 ,\midfreq_accumulate_fu_70_reg[8]_i_1_n_4 ,\midfreq_accumulate_fu_70_reg[8]_i_1_n_5 ,\midfreq_accumulate_fu_70_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln56_reg_278[11:8]),
        .O({\midfreq_accumulate_fu_70_reg[8]_i_1_n_7 ,\midfreq_accumulate_fu_70_reg[8]_i_1_n_8 ,\midfreq_accumulate_fu_70_reg[8]_i_1_n_9 ,\midfreq_accumulate_fu_70_reg[8]_i_1_n_10 }),
        .S({\midfreq_accumulate_fu_70[8]_i_2_n_3 ,\midfreq_accumulate_fu_70[8]_i_3_n_3 ,\midfreq_accumulate_fu_70[8]_i_4_n_3 ,\midfreq_accumulate_fu_70[8]_i_5_n_3 }));
  FDRE \midfreq_accumulate_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(midfreq_accumulate_fu_70),
        .D(\midfreq_accumulate_fu_70_reg[8]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  LUT4 #(
    .INIT(16'hD000)) 
    \midfreq_shift_reg_load_reg_268[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[0]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[10]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[11]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[12]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[13]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[14]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[15]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[16]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[17]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[18]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[19]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[1]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[20]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[21]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[22]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[23]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[24]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[25]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[26]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[27]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[28]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[29]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[2]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[30]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[31]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[3]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[4]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[5]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[6]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[7]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[8]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .CLK(ap_clk),
        .D(midfreq_shift_reg_load_reg_268[9]),
        .Q(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[0]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[10]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[10]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[11]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[11]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[12]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[12]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[13]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[13]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[14]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[14]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[15]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[15]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[16]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[16]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[17]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[17]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[18]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[18]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[19]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[19]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[1]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[1]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[20]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[20]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[21]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[21]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[22]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[22]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[23]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[23]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[24]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[24]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[25]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[25]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[26]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[26]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[27]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[27]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[28]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[28]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[29]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[29]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[2]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[2]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[30]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[30]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[31]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[31]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[3]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[3]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[4]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[4]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[5]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[5]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[6]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[6]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[7]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[7]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[8]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[8]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\midfreq_shift_reg_load_reg_268_pp0_iter7_reg_reg[9]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[9]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [0]),
        .Q(midfreq_shift_reg_load_reg_268[0]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [10]),
        .Q(midfreq_shift_reg_load_reg_268[10]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [11]),
        .Q(midfreq_shift_reg_load_reg_268[11]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [12]),
        .Q(midfreq_shift_reg_load_reg_268[12]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [13]),
        .Q(midfreq_shift_reg_load_reg_268[13]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [14]),
        .Q(midfreq_shift_reg_load_reg_268[14]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [15]),
        .Q(midfreq_shift_reg_load_reg_268[15]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [16]),
        .Q(midfreq_shift_reg_load_reg_268[16]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [17]),
        .Q(midfreq_shift_reg_load_reg_268[17]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [18]),
        .Q(midfreq_shift_reg_load_reg_268[18]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [19]),
        .Q(midfreq_shift_reg_load_reg_268[19]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [1]),
        .Q(midfreq_shift_reg_load_reg_268[1]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [20]),
        .Q(midfreq_shift_reg_load_reg_268[20]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [21]),
        .Q(midfreq_shift_reg_load_reg_268[21]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [22]),
        .Q(midfreq_shift_reg_load_reg_268[22]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [23]),
        .Q(midfreq_shift_reg_load_reg_268[23]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [24]),
        .Q(midfreq_shift_reg_load_reg_268[24]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [25]),
        .Q(midfreq_shift_reg_load_reg_268[25]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [26]),
        .Q(midfreq_shift_reg_load_reg_268[26]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [27]),
        .Q(midfreq_shift_reg_load_reg_268[27]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [28]),
        .Q(midfreq_shift_reg_load_reg_268[28]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [29]),
        .Q(midfreq_shift_reg_load_reg_268[29]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [2]),
        .Q(midfreq_shift_reg_load_reg_268[2]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [30]),
        .Q(midfreq_shift_reg_load_reg_268[30]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [31]),
        .Q(midfreq_shift_reg_load_reg_268[31]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [3]),
        .Q(midfreq_shift_reg_load_reg_268[3]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [4]),
        .Q(midfreq_shift_reg_load_reg_268[4]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [5]),
        .Q(midfreq_shift_reg_load_reg_268[5]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [6]),
        .Q(midfreq_shift_reg_load_reg_268[6]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [7]),
        .Q(midfreq_shift_reg_load_reg_268[7]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [8]),
        .Q(midfreq_shift_reg_load_reg_268[8]),
        .R(1'b0));
  FDRE \midfreq_shift_reg_load_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID),
        .D(\midfreq_shift_reg_load_reg_268_reg[31]_0 [9]),
        .Q(midfreq_shift_reg_load_reg_268[9]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [0]),
        .Q(mul_ln56_reg_278[0]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [10]),
        .Q(mul_ln56_reg_278[10]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [11]),
        .Q(mul_ln56_reg_278[11]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [12]),
        .Q(mul_ln56_reg_278[12]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [13]),
        .Q(mul_ln56_reg_278[13]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [14]),
        .Q(mul_ln56_reg_278[14]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [15]),
        .Q(mul_ln56_reg_278[15]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [16]),
        .Q(mul_ln56_reg_278[16]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [17]),
        .Q(mul_ln56_reg_278[17]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [18]),
        .Q(mul_ln56_reg_278[18]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [19]),
        .Q(mul_ln56_reg_278[19]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [1]),
        .Q(mul_ln56_reg_278[1]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [20]),
        .Q(mul_ln56_reg_278[20]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [21]),
        .Q(mul_ln56_reg_278[21]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [22]),
        .Q(mul_ln56_reg_278[22]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [23]),
        .Q(mul_ln56_reg_278[23]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [24]),
        .Q(mul_ln56_reg_278[24]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [25]),
        .Q(mul_ln56_reg_278[25]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [26]),
        .Q(mul_ln56_reg_278[26]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [27]),
        .Q(mul_ln56_reg_278[27]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [28]),
        .Q(mul_ln56_reg_278[28]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [29]),
        .Q(mul_ln56_reg_278[29]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [2]),
        .Q(mul_ln56_reg_278[2]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [30]),
        .Q(mul_ln56_reg_278[30]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [31]),
        .Q(mul_ln56_reg_278[31]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [3]),
        .Q(mul_ln56_reg_278[3]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [4]),
        .Q(mul_ln56_reg_278[4]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [5]),
        .Q(mul_ln56_reg_278[5]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [6]),
        .Q(mul_ln56_reg_278[6]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [7]),
        .Q(mul_ln56_reg_278[7]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [8]),
        .Q(mul_ln56_reg_278[8]),
        .R(1'b0));
  FDRE \mul_ln56_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce),
        .D(\mul_ln56_reg_278_reg[31]_0 [9]),
        .Q(mul_ln56_reg_278[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[4]),
        .I1(Q[5]),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[3]),
        .I1(Q[5]),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[2]),
        .I1(Q[5]),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[1]),
        .I1(Q[5]),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[0]),
        .I1(Q[5]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__1
       (.I0(midfreq_accumulate_fu_382_p2[15]),
        .I1(Q[6]),
        .I2(ram_reg[15]),
        .O(highfreq_shift_reg_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__1
       (.I0(midfreq_accumulate_fu_382_p2[14]),
        .I1(Q[6]),
        .I2(ram_reg[14]),
        .O(highfreq_shift_reg_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__1
       (.I0(midfreq_accumulate_fu_382_p2[13]),
        .I1(Q[6]),
        .I2(ram_reg[13]),
        .O(highfreq_shift_reg_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__1
       (.I0(midfreq_accumulate_fu_382_p2[12]),
        .I1(Q[6]),
        .I2(ram_reg[12]),
        .O(highfreq_shift_reg_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__1
       (.I0(midfreq_accumulate_fu_382_p2[11]),
        .I1(Q[6]),
        .I2(ram_reg[11]),
        .O(highfreq_shift_reg_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__1
       (.I0(midfreq_accumulate_fu_382_p2[10]),
        .I1(Q[6]),
        .I2(ram_reg[10]),
        .O(highfreq_shift_reg_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__1
       (.I0(midfreq_accumulate_fu_382_p2[9]),
        .I1(Q[6]),
        .I2(ram_reg[9]),
        .O(highfreq_shift_reg_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__1
       (.I0(midfreq_accumulate_fu_382_p2[8]),
        .I1(Q[6]),
        .I2(ram_reg[8]),
        .O(highfreq_shift_reg_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__1
       (.I0(midfreq_accumulate_fu_382_p2[7]),
        .I1(Q[6]),
        .I2(ram_reg[7]),
        .O(highfreq_shift_reg_d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__1
       (.I0(midfreq_accumulate_fu_382_p2[6]),
        .I1(Q[6]),
        .I2(ram_reg[6]),
        .O(highfreq_shift_reg_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__1
       (.I0(midfreq_accumulate_fu_382_p2[5]),
        .I1(Q[6]),
        .I2(ram_reg[5]),
        .O(highfreq_shift_reg_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__1
       (.I0(midfreq_accumulate_fu_382_p2[4]),
        .I1(Q[6]),
        .I2(ram_reg[4]),
        .O(highfreq_shift_reg_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27__1
       (.I0(midfreq_accumulate_fu_382_p2[3]),
        .I1(Q[6]),
        .I2(ram_reg[3]),
        .O(highfreq_shift_reg_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__1
       (.I0(midfreq_accumulate_fu_382_p2[2]),
        .I1(Q[6]),
        .I2(ram_reg[2]),
        .O(highfreq_shift_reg_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__1
       (.I0(midfreq_accumulate_fu_382_p2[1]),
        .I1(Q[6]),
        .I2(ram_reg[1]),
        .O(highfreq_shift_reg_d0[1]));
  LUT6 #(
    .INIT(64'hFFFFC00040004000)) 
    ram_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_ARREADY),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(gmem_RVALID),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30__1
       (.I0(midfreq_accumulate_fu_382_p2[0]),
        .I1(Q[6]),
        .I2(ram_reg[0]),
        .O(highfreq_shift_reg_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31__1
       (.I0(midfreq_accumulate_fu_382_p2[31]),
        .I1(Q[6]),
        .I2(ram_reg[31]),
        .O(highfreq_shift_reg_d0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32__1
       (.I0(midfreq_accumulate_fu_382_p2[30]),
        .I1(Q[6]),
        .I2(ram_reg[30]),
        .O(highfreq_shift_reg_d0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33__1
       (.I0(midfreq_accumulate_fu_382_p2[29]),
        .I1(Q[6]),
        .I2(ram_reg[29]),
        .O(highfreq_shift_reg_d0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34__1
       (.I0(midfreq_accumulate_fu_382_p2[28]),
        .I1(Q[6]),
        .I2(ram_reg[28]),
        .O(highfreq_shift_reg_d0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35__1
       (.I0(midfreq_accumulate_fu_382_p2[27]),
        .I1(Q[6]),
        .I2(ram_reg[27]),
        .O(highfreq_shift_reg_d0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36__1
       (.I0(midfreq_accumulate_fu_382_p2[26]),
        .I1(Q[6]),
        .I2(ram_reg[26]),
        .O(highfreq_shift_reg_d0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37__1
       (.I0(midfreq_accumulate_fu_382_p2[25]),
        .I1(Q[6]),
        .I2(ram_reg[25]),
        .O(highfreq_shift_reg_d0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38__1
       (.I0(midfreq_accumulate_fu_382_p2[24]),
        .I1(Q[6]),
        .I2(ram_reg[24]),
        .O(highfreq_shift_reg_d0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39__1
       (.I0(midfreq_accumulate_fu_382_p2[23]),
        .I1(Q[6]),
        .I2(ram_reg[23]),
        .O(highfreq_shift_reg_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_40__1
       (.I0(midfreq_accumulate_fu_382_p2[22]),
        .I1(Q[6]),
        .I2(ram_reg[22]),
        .O(highfreq_shift_reg_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41__1
       (.I0(midfreq_accumulate_fu_382_p2[21]),
        .I1(Q[6]),
        .I2(ram_reg[21]),
        .O(highfreq_shift_reg_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_42__1
       (.I0(midfreq_accumulate_fu_382_p2[20]),
        .I1(Q[6]),
        .I2(ram_reg[20]),
        .O(highfreq_shift_reg_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_43__1
       (.I0(midfreq_accumulate_fu_382_p2[19]),
        .I1(Q[6]),
        .I2(ram_reg[19]),
        .O(highfreq_shift_reg_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_44__1
       (.I0(midfreq_accumulate_fu_382_p2[18]),
        .I1(Q[6]),
        .I2(ram_reg[18]),
        .O(highfreq_shift_reg_d0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_45__1
       (.I0(midfreq_accumulate_fu_382_p2[17]),
        .I1(Q[6]),
        .I2(ram_reg[17]),
        .O(highfreq_shift_reg_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_46__1
       (.I0(midfreq_accumulate_fu_382_p2[16]),
        .I1(Q[6]),
        .I2(ram_reg[16]),
        .O(highfreq_shift_reg_d0[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_49
       (.CI(ram_reg_i_50_n_3),
        .CO({ram_reg_i_49_n_3,ram_reg_i_49_n_4,ram_reg_i_49_n_5,ram_reg_i_49_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[15:12]),
        .O(midfreq_accumulate_fu_382_p2[15:12]),
        .S({ram_reg_i_57_n_3,ram_reg_i_58_n_3,ram_reg_i_59_n_3,ram_reg_i_60_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_50
       (.CI(ram_reg_i_51_n_3),
        .CO({ram_reg_i_50_n_3,ram_reg_i_50_n_4,ram_reg_i_50_n_5,ram_reg_i_50_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[11:8]),
        .O(midfreq_accumulate_fu_382_p2[11:8]),
        .S({ram_reg_i_61_n_3,ram_reg_i_62_n_3,ram_reg_i_63_n_3,ram_reg_i_64_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_51
       (.CI(ram_reg_i_52_n_3),
        .CO({ram_reg_i_51_n_3,ram_reg_i_51_n_4,ram_reg_i_51_n_5,ram_reg_i_51_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[7:4]),
        .O(midfreq_accumulate_fu_382_p2[7:4]),
        .S({ram_reg_i_65_n_3,ram_reg_i_66_n_3,ram_reg_i_67_n_3,ram_reg_i_68_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_52
       (.CI(1'b0),
        .CO({ram_reg_i_52_n_3,ram_reg_i_52_n_4,ram_reg_i_52_n_5,ram_reg_i_52_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[3:0]),
        .O(midfreq_accumulate_fu_382_p2[3:0]),
        .S({ram_reg_i_69_n_3,ram_reg_i_70_n_3,ram_reg_i_71_n_3,ram_reg_i_72_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_53
       (.CI(ram_reg_i_54_n_3),
        .CO({NLW_ram_reg_i_53_CO_UNCONNECTED[3],ram_reg_i_53_n_4,ram_reg_i_53_n_5,ram_reg_i_53_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_i_53_0[30:28]}),
        .O(midfreq_accumulate_fu_382_p2[31:28]),
        .S({ram_reg_i_73_n_3,ram_reg_i_74_n_3,ram_reg_i_75_n_3,ram_reg_i_76_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_54
       (.CI(ram_reg_i_55_n_3),
        .CO({ram_reg_i_54_n_3,ram_reg_i_54_n_4,ram_reg_i_54_n_5,ram_reg_i_54_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[27:24]),
        .O(midfreq_accumulate_fu_382_p2[27:24]),
        .S({ram_reg_i_77_n_3,ram_reg_i_78_n_3,ram_reg_i_79_n_3,ram_reg_i_80_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_55
       (.CI(ram_reg_i_56_n_3),
        .CO({ram_reg_i_55_n_3,ram_reg_i_55_n_4,ram_reg_i_55_n_5,ram_reg_i_55_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[23:20]),
        .O(midfreq_accumulate_fu_382_p2[23:20]),
        .S({ram_reg_i_81_n_3,ram_reg_i_82_n_3,ram_reg_i_83_n_3,ram_reg_i_84_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_56
       (.CI(ram_reg_i_49_n_3),
        .CO({ram_reg_i_56_n_3,ram_reg_i_56_n_4,ram_reg_i_56_n_5,ram_reg_i_56_n_6}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_53_0[19:16]),
        .O(midfreq_accumulate_fu_382_p2[19:16]),
        .S({ram_reg_i_85_n_3,ram_reg_i_86_n_3,ram_reg_i_87_n_3,ram_reg_i_88_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_57
       (.I0(ram_reg_i_53_0[15]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[15]),
        .O(ram_reg_i_57_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_58
       (.I0(ram_reg_i_53_0[14]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[14]),
        .O(ram_reg_i_58_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_59
       (.I0(ram_reg_i_53_0[13]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[13]),
        .O(ram_reg_i_59_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_60
       (.I0(ram_reg_i_53_0[12]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[12]),
        .O(ram_reg_i_60_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_61
       (.I0(ram_reg_i_53_0[11]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[11]),
        .O(ram_reg_i_61_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_62
       (.I0(ram_reg_i_53_0[10]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[10]),
        .O(ram_reg_i_62_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_63
       (.I0(ram_reg_i_53_0[9]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[9]),
        .O(ram_reg_i_63_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_64
       (.I0(ram_reg_i_53_0[8]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[8]),
        .O(ram_reg_i_64_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_65
       (.I0(ram_reg_i_53_0[7]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[7]),
        .O(ram_reg_i_65_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_66
       (.I0(ram_reg_i_53_0[6]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[6]),
        .O(ram_reg_i_66_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_67
       (.I0(ram_reg_i_53_0[5]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[5]),
        .O(ram_reg_i_67_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_68
       (.I0(ram_reg_i_53_0[4]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[4]),
        .O(ram_reg_i_68_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_69
       (.I0(ram_reg_i_53_0[3]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[3]),
        .O(ram_reg_i_69_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_70
       (.I0(ram_reg_i_53_0[2]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[2]),
        .O(ram_reg_i_70_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_71
       (.I0(ram_reg_i_53_0[1]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[1]),
        .O(ram_reg_i_71_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_72
       (.I0(ram_reg_i_53_0[0]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[0]),
        .O(ram_reg_i_72_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_73
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[31]),
        .I1(ram_reg_i_53_0[31]),
        .O(ram_reg_i_73_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_74
       (.I0(ram_reg_i_53_0[30]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[30]),
        .O(ram_reg_i_74_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_75
       (.I0(ram_reg_i_53_0[29]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[29]),
        .O(ram_reg_i_75_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_76
       (.I0(ram_reg_i_53_0[28]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[28]),
        .O(ram_reg_i_76_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_77
       (.I0(ram_reg_i_53_0[27]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[27]),
        .O(ram_reg_i_77_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_78
       (.I0(ram_reg_i_53_0[26]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[26]),
        .O(ram_reg_i_78_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_79
       (.I0(ram_reg_i_53_0[25]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[25]),
        .O(ram_reg_i_79_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_80
       (.I0(ram_reg_i_53_0[24]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[24]),
        .O(ram_reg_i_80_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_81
       (.I0(ram_reg_i_53_0[23]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[23]),
        .O(ram_reg_i_81_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_82
       (.I0(ram_reg_i_53_0[22]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[22]),
        .O(ram_reg_i_82_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_83
       (.I0(ram_reg_i_53_0[21]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[21]),
        .O(ram_reg_i_83_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_84
       (.I0(ram_reg_i_53_0[20]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[20]),
        .O(ram_reg_i_84_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_85
       (.I0(ram_reg_i_53_0[19]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[19]),
        .O(ram_reg_i_85_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_86
       (.I0(ram_reg_i_53_0[18]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[18]),
        .O(ram_reg_i_86_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_87
       (.I0(ram_reg_i_53_0[17]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[17]),
        .O(ram_reg_i_87_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_88
       (.I0(ram_reg_i_53_0[16]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_accumulate_out[16]),
        .O(ram_reg_i_88_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_address0[5]),
        .I1(Q[5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_18
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[16]),
        .I1(Q[3]),
        .I2(tmp_product[16]),
        .I3(Q[1]),
        .I4(tmp_product_0[16]),
        .O(\gmem_addr_read_reg_273_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_19
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[15]),
        .I1(Q[3]),
        .I2(tmp_product[15]),
        .I3(Q[1]),
        .I4(tmp_product_0[15]),
        .O(\gmem_addr_read_reg_273_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_20
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[14]),
        .I1(Q[3]),
        .I2(tmp_product[14]),
        .I3(Q[1]),
        .I4(tmp_product_0[14]),
        .O(\gmem_addr_read_reg_273_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_21
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[13]),
        .I1(Q[3]),
        .I2(tmp_product[13]),
        .I3(Q[1]),
        .I4(tmp_product_0[13]),
        .O(\gmem_addr_read_reg_273_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_22
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[12]),
        .I1(Q[3]),
        .I2(tmp_product[12]),
        .I3(Q[1]),
        .I4(tmp_product_0[12]),
        .O(\gmem_addr_read_reg_273_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_23
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[11]),
        .I1(Q[3]),
        .I2(tmp_product[11]),
        .I3(Q[1]),
        .I4(tmp_product_0[11]),
        .O(\gmem_addr_read_reg_273_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_24
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[10]),
        .I1(Q[3]),
        .I2(tmp_product[10]),
        .I3(Q[1]),
        .I4(tmp_product_0[10]),
        .O(\gmem_addr_read_reg_273_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_25
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[9]),
        .I1(Q[3]),
        .I2(tmp_product[9]),
        .I3(Q[1]),
        .I4(tmp_product_0[9]),
        .O(\gmem_addr_read_reg_273_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_26
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[8]),
        .I1(Q[3]),
        .I2(tmp_product[8]),
        .I3(Q[1]),
        .I4(tmp_product_0[8]),
        .O(\gmem_addr_read_reg_273_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_27
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[7]),
        .I1(Q[3]),
        .I2(tmp_product[7]),
        .I3(Q[1]),
        .I4(tmp_product_0[7]),
        .O(\gmem_addr_read_reg_273_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_28
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[6]),
        .I1(Q[3]),
        .I2(tmp_product[6]),
        .I3(Q[1]),
        .I4(tmp_product_0[6]),
        .O(\gmem_addr_read_reg_273_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_29
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[5]),
        .I1(Q[3]),
        .I2(tmp_product[5]),
        .I3(Q[1]),
        .I4(tmp_product_0[5]),
        .O(\gmem_addr_read_reg_273_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_30
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[4]),
        .I1(Q[3]),
        .I2(tmp_product[4]),
        .I3(Q[1]),
        .I4(tmp_product_0[4]),
        .O(\gmem_addr_read_reg_273_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_31
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[3]),
        .I1(Q[3]),
        .I2(tmp_product[3]),
        .I3(Q[1]),
        .I4(tmp_product_0[3]),
        .O(\gmem_addr_read_reg_273_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_32
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[2]),
        .I1(Q[3]),
        .I2(tmp_product[2]),
        .I3(Q[1]),
        .I4(tmp_product_0[2]),
        .O(\gmem_addr_read_reg_273_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_33
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[1]),
        .I1(Q[3]),
        .I2(tmp_product[1]),
        .I3(Q[1]),
        .I4(tmp_product_0[1]),
        .O(\gmem_addr_read_reg_273_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_34
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[0]),
        .I1(Q[3]),
        .I2(tmp_product[0]),
        .I3(Q[1]),
        .I4(tmp_product_0[0]),
        .O(\gmem_addr_read_reg_273_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_34
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[31]),
        .I1(Q[3]),
        .I2(tmp_product[31]),
        .I3(Q[1]),
        .I4(tmp_product_0[31]),
        .O(\gmem_addr_read_reg_273_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_35
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[30]),
        .I1(Q[3]),
        .I2(tmp_product[30]),
        .I3(Q[1]),
        .I4(tmp_product_0[30]),
        .O(\gmem_addr_read_reg_273_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_36
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[29]),
        .I1(Q[3]),
        .I2(tmp_product[29]),
        .I3(Q[1]),
        .I4(tmp_product_0[29]),
        .O(\gmem_addr_read_reg_273_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_37
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[28]),
        .I1(Q[3]),
        .I2(tmp_product[28]),
        .I3(Q[1]),
        .I4(tmp_product_0[28]),
        .O(\gmem_addr_read_reg_273_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_38
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[27]),
        .I1(Q[3]),
        .I2(tmp_product[27]),
        .I3(Q[1]),
        .I4(tmp_product_0[27]),
        .O(\gmem_addr_read_reg_273_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_39
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[26]),
        .I1(Q[3]),
        .I2(tmp_product[26]),
        .I3(Q[1]),
        .I4(tmp_product_0[26]),
        .O(\gmem_addr_read_reg_273_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_40
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[25]),
        .I1(Q[3]),
        .I2(tmp_product[25]),
        .I3(Q[1]),
        .I4(tmp_product_0[25]),
        .O(\gmem_addr_read_reg_273_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_41
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[24]),
        .I1(Q[3]),
        .I2(tmp_product[24]),
        .I3(Q[1]),
        .I4(tmp_product_0[24]),
        .O(\gmem_addr_read_reg_273_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_42
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[23]),
        .I1(Q[3]),
        .I2(tmp_product[23]),
        .I3(Q[1]),
        .I4(tmp_product_0[23]),
        .O(\gmem_addr_read_reg_273_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_43
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[22]),
        .I1(Q[3]),
        .I2(tmp_product[22]),
        .I3(Q[1]),
        .I4(tmp_product_0[22]),
        .O(\gmem_addr_read_reg_273_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_44
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[21]),
        .I1(Q[3]),
        .I2(tmp_product[21]),
        .I3(Q[1]),
        .I4(tmp_product_0[21]),
        .O(\gmem_addr_read_reg_273_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_45
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[20]),
        .I1(Q[3]),
        .I2(tmp_product[20]),
        .I3(Q[1]),
        .I4(tmp_product_0[20]),
        .O(\gmem_addr_read_reg_273_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_46
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[19]),
        .I1(Q[3]),
        .I2(tmp_product[19]),
        .I3(Q[1]),
        .I4(tmp_product_0[19]),
        .O(\gmem_addr_read_reg_273_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_47
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[18]),
        .I1(Q[3]),
        .I2(tmp_product[18]),
        .I3(Q[1]),
        .I4(tmp_product_0[18]),
        .O(\gmem_addr_read_reg_273_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_48
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din0[17]),
        .I1(Q[3]),
        .I2(tmp_product[17]),
        .I3(Q[1]),
        .I4(tmp_product_0[17]),
        .O(\gmem_addr_read_reg_273_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_49
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[16]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[16]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[16]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[16]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_50
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[15]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[15]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[15]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[15]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_51
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[14]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[14]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[14]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[14]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_52
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[13]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[13]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[13]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[13]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_53
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[12]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[12]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[12]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[12]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_54
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[11]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[11]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[11]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[11]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_55
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[10]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[10]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[10]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[10]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_56
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[9]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[9]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[9]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[9]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_57
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[8]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[8]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[8]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[8]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_58
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[7]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[7]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[7]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[7]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_59
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[6]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[6]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[6]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[6]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_60
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[5]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[5]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[5]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[5]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_61
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[4]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[4]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[4]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[4]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_62
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[3]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[3]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[3]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[3]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_63
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[2]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[2]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[2]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[2]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_64
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[1]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[1]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[1]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[1]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_65
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_din1[0]),
        .I1(Q[3]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_din1[0]),
        .I3(Q[1]),
        .I4(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_accumulate_out[0]),
        .O(\midfreq_shift_reg_load_reg_268_pp0_iter8_reg_reg[0]__0_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    ap_loop_init_int_reg_0,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready,
    E,
    i_fu_74,
    D,
    ADDRARDADDR,
    sext_ln55_fu_156_p1,
    \gmem_addr_1_reg_476_reg[61] ,
    \ap_CS_fsm_reg[10] ,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg,
    \ap_CS_fsm_reg[10]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    \midfreq_accumulate_fu_70_reg[0] ,
    \ap_CS_fsm_reg[11] ,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
    i_fu_74_reg,
    \midfreq_accumulate_fu_70_reg[0]_0 ,
    gmem_RVALID,
    gmem_ARREADY,
    ap_loop_exit_ready_pp0_iter10_reg,
    gmem_addr_1_reg_476,
    S,
    Q,
    ap_done_reg1);
  output ap_rst_n_0;
  output ap_loop_init_int_reg_0;
  output grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready;
  output [0:0]E;
  output i_fu_74;
  output [5:0]D;
  output [5:0]ADDRARDADDR;
  output [0:0]sext_ln55_fu_156_p1;
  output [61:0]\gmem_addr_1_reg_476_reg[61] ;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output [1:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg;
  output \ap_CS_fsm_reg[10]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \midfreq_accumulate_fu_70_reg[0] ;
  input \ap_CS_fsm_reg[11] ;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  input [6:0]i_fu_74_reg;
  input \midfreq_accumulate_fu_70_reg[0]_0 ;
  input gmem_RVALID;
  input gmem_ARREADY;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input [61:0]gmem_addr_1_reg_476;
  input [0:0]S;
  input [2:0]Q;
  input ap_done_reg1;

  wire [5:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_1_reg_476;
  wire [61:0]\gmem_addr_1_reg_476_reg[61] ;
  wire \gmem_addr_reg_262[2]_i_2__0_n_3 ;
  wire \gmem_addr_reg_262[2]_i_3__0_n_3 ;
  wire \gmem_addr_reg_262[2]_i_4__0_n_3 ;
  wire \gmem_addr_reg_262[2]_i_5__0_n_3 ;
  wire \gmem_addr_reg_262[2]_i_6__0_n_3 ;
  wire \gmem_addr_reg_262[6]_i_2__0_n_3 ;
  wire \gmem_addr_reg_262[6]_i_3__0_n_3 ;
  wire \gmem_addr_reg_262[6]_i_4__0_n_3 ;
  wire \gmem_addr_reg_262[6]_i_5__0_n_3 ;
  wire \gmem_addr_reg_262[6]_i_6__0_n_3 ;
  wire \gmem_addr_reg_262[6]_i_7__0_n_3 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__0_n_6 ;
  wire \gmem_addr_reg_262_reg[61]_i_2__0_n_5 ;
  wire \gmem_addr_reg_262_reg[61]_i_2__0_n_6 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__0_n_3 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__0_n_4 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__0_n_5 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__0_n_6 ;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  wire [1:0]grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg;
  wire i_fu_74;
  wire [6:0]i_fu_74_reg;
  wire \midfreq_accumulate_fu_70_reg[0] ;
  wire \midfreq_accumulate_fu_70_reg[0]_0 ;
  wire ram_reg_i_47__0_n_3;
  wire ram_reg_i_48__0_n_3;
  wire [0:0]sext_ln55_fu_156_p1;
  wire [0:0]\NLW_gmem_addr_reg_262_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_262_reg[61]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_262_reg[61]_i_2__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A808A8080808A80)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(\midfreq_accumulate_fu_70_reg[0] ),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(i_fu_74_reg[6]),
        .I5(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1__0
       (.I0(ap_loop_init_int),
        .I1(i_fu_74_reg[6]),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I3(\ap_CS_fsm_reg[11] ),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[2]_i_2__0 
       (.I0(i_fu_74_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(\gmem_addr_reg_262[2]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[2]_i_3__0 
       (.I0(i_fu_74_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(\gmem_addr_reg_262[2]_i_3__0_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[2]_i_4__0 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[2]),
        .I3(gmem_addr_1_reg_476[2]),
        .O(\gmem_addr_reg_262[2]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \gmem_addr_reg_262[2]_i_5__0 
       (.I0(i_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(gmem_addr_1_reg_476[1]),
        .O(\gmem_addr_reg_262[2]_i_5__0_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[2]_i_6__0 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[0]),
        .I3(gmem_addr_1_reg_476[0]),
        .O(\gmem_addr_reg_262[2]_i_6__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    \gmem_addr_reg_262[61]_i_1__0 
       (.I0(i_fu_74_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I3(\ap_CS_fsm_reg[11] ),
        .O(E));
  LUT3 #(
    .INIT(8'hF8)) 
    \gmem_addr_reg_262[6]_i_2__0 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[5]),
        .O(\gmem_addr_reg_262[6]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[6]_i_3__0 
       (.I0(i_fu_74_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(\gmem_addr_reg_262[6]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[6]_i_4__0 
       (.I0(i_fu_74_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(\gmem_addr_reg_262[6]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \gmem_addr_reg_262[6]_i_5__0 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[5]),
        .I3(gmem_addr_1_reg_476[5]),
        .O(\gmem_addr_reg_262[6]_i_5__0_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[6]_i_6__0 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[4]),
        .I3(gmem_addr_1_reg_476[4]),
        .O(\gmem_addr_reg_262[6]_i_6__0_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[6]_i_7__0 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[3]),
        .I3(gmem_addr_1_reg_476[3]),
        .O(\gmem_addr_reg_262[6]_i_7__0_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[10]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[6]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[10]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[10]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[10]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[10]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [10:7]),
        .S(gmem_addr_1_reg_476[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[14]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[10]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[14]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[14]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[14]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[14]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [14:11]),
        .S(gmem_addr_1_reg_476[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[18]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[14]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[18]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[18]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[18]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[18]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [18:15]),
        .S(gmem_addr_1_reg_476[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[22]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[18]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[22]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[22]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[22]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[22]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [22:19]),
        .S(gmem_addr_1_reg_476[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[26]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[22]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[26]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[26]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[26]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[26]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [26:23]),
        .S(gmem_addr_1_reg_476[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_262_reg[2]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[2]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[2]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[2]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_262[2]_i_2__0_n_3 ,gmem_addr_1_reg_476[1],\gmem_addr_reg_262[2]_i_3__0_n_3 ,1'b0}),
        .O({\gmem_addr_1_reg_476_reg[61] [2:0],\NLW_gmem_addr_reg_262_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_262[2]_i_4__0_n_3 ,\gmem_addr_reg_262[2]_i_5__0_n_3 ,\gmem_addr_reg_262[2]_i_6__0_n_3 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[30]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[26]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[30]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[30]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[30]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[30]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [30:27]),
        .S(gmem_addr_1_reg_476[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[34]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[30]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[34]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[34]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[34]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[34]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [34:31]),
        .S(gmem_addr_1_reg_476[34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[38]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[34]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[38]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[38]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[38]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[38]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [38:35]),
        .S(gmem_addr_1_reg_476[38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[42]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[38]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[42]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[42]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[42]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[42]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [42:39]),
        .S(gmem_addr_1_reg_476[42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[46]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[42]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[46]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[46]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[46]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[46]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [46:43]),
        .S(gmem_addr_1_reg_476[46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[50]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[46]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[50]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[50]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[50]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[50]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [50:47]),
        .S(gmem_addr_1_reg_476[50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[54]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[50]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[54]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[54]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[54]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[54]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [54:51]),
        .S(gmem_addr_1_reg_476[54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[58]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[54]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[58]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[58]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[58]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[58]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_1_reg_476_reg[61] [58:55]),
        .S(gmem_addr_1_reg_476[58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[61]_i_2__0 
       (.CI(\gmem_addr_reg_262_reg[58]_i_1__0_n_3 ),
        .CO({\NLW_gmem_addr_reg_262_reg[61]_i_2__0_CO_UNCONNECTED [3:2],\gmem_addr_reg_262_reg[61]_i_2__0_n_5 ,\gmem_addr_reg_262_reg[61]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_262_reg[61]_i_2__0_O_UNCONNECTED [3],\gmem_addr_1_reg_476_reg[61] [61:59]}),
        .S({1'b0,gmem_addr_1_reg_476[61:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[6]_i_1__0 
       (.CI(\gmem_addr_reg_262_reg[2]_i_1__0_n_3 ),
        .CO({\gmem_addr_reg_262_reg[6]_i_1__0_n_3 ,\gmem_addr_reg_262_reg[6]_i_1__0_n_4 ,\gmem_addr_reg_262_reg[6]_i_1__0_n_5 ,\gmem_addr_reg_262_reg[6]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_reg_262[6]_i_2__0_n_3 ,\gmem_addr_reg_262[6]_i_3__0_n_3 ,\gmem_addr_reg_262[6]_i_4__0_n_3 }),
        .O(\gmem_addr_1_reg_476_reg[61] [6:3]),
        .S({gmem_addr_1_reg_476[6],\gmem_addr_reg_262[6]_i_5__0_n_3 ,\gmem_addr_reg_262[6]_i_6__0_n_3 ,\gmem_addr_reg_262[6]_i_7__0_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFAFAEAFA)) 
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I3(i_fu_74_reg[6]),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_248[0]_i_1 
       (.I0(i_fu_74_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_248[1]_i_1 
       (.I0(i_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_248[2]_i_1 
       (.I0(i_fu_74_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_248[3]_i_1 
       (.I0(i_fu_74_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_248[4]_i_1 
       (.I0(i_fu_74_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_1_reg_248[5]_i_1 
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \i_fu_74[6]_i_1__0 
       (.I0(i_fu_74_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I3(\ap_CS_fsm_reg[11] ),
        .O(i_fu_74));
  LUT5 #(
    .INIT(32'h0A0A090A)) 
    \i_fu_74[6]_i_2__0 
       (.I0(i_fu_74_reg[6]),
        .I1(i_fu_74_reg[5]),
        .I2(ap_loop_init_int),
        .I3(ram_reg_i_47__0_n_3),
        .I4(i_fu_74_reg[4]),
        .O(sext_ln55_fu_156_p1));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \midfreq_accumulate_fu_70[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I2(\midfreq_accumulate_fu_70_reg[0]_0 ),
        .I3(gmem_RVALID),
        .I4(\midfreq_accumulate_fu_70_reg[0] ),
        .I5(gmem_ARREADY),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h0999FAAA)) 
    ram_reg_i_3__0
       (.I0(i_fu_74_reg[5]),
        .I1(i_fu_74_reg[4]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(ram_reg_i_47__0_n_3),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    ram_reg_i_47__0
       (.I0(i_fu_74_reg[2]),
        .I1(i_fu_74_reg[1]),
        .I2(i_fu_74_reg[0]),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(i_fu_74_reg[3]),
        .O(ram_reg_i_47__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_48__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_48__0_n_3));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF9)) 
    ram_reg_i_4__0
       (.I0(i_fu_74_reg[4]),
        .I1(i_fu_74_reg[3]),
        .I2(ram_reg_i_48__0_n_3),
        .I3(i_fu_74_reg[0]),
        .I4(i_fu_74_reg[1]),
        .I5(i_fu_74_reg[2]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFAAAFAAAFAAAF999)) 
    ram_reg_i_5__0
       (.I0(i_fu_74_reg[3]),
        .I1(i_fu_74_reg[2]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(i_fu_74_reg[1]),
        .I5(i_fu_74_reg[0]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFAAAF999)) 
    ram_reg_i_6__0
       (.I0(i_fu_74_reg[2]),
        .I1(i_fu_74_reg[0]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(i_fu_74_reg[1]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hEAD5)) 
    ram_reg_i_7__0
       (.I0(i_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_74_reg[0]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_i_8__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    tmp_product_i_1__0
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] ));
endmodule

(* ORIG_REF_NAME = "equalizer_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_12
   (ap_rst_n_0,
    ap_loop_init_int_reg_0,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready,
    E,
    i_fu_74,
    D,
    ADDRARDADDR,
    sext_ln45_fu_156_p1,
    \gmem_addr_reg_470_reg[61] ,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    \lowfreq_accumulate_fu_70_reg[0] ,
    i_fu_74_reg_0_sp_1,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
    i_fu_74_reg,
    \lowfreq_accumulate_fu_70_reg[0]_0 ,
    gmem_RVALID,
    gmem_ARREADY,
    ap_loop_exit_ready_pp0_iter10_reg,
    gmem_addr_reg_470,
    S,
    ap_done_reg1,
    Q,
    SIGNAL_IN_TREADY_int_regslice);
  output ap_rst_n_0;
  output ap_loop_init_int_reg_0;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready;
  output [0:0]E;
  output i_fu_74;
  output [5:0]D;
  output [5:0]ADDRARDADDR;
  output [0:0]sext_ln45_fu_156_p1;
  output [61:0]\gmem_addr_reg_470_reg[61] ;
  output [0:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \lowfreq_accumulate_fu_70_reg[0] ;
  input i_fu_74_reg_0_sp_1;
  input grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  input [6:0]i_fu_74_reg;
  input \lowfreq_accumulate_fu_70_reg[0]_0 ;
  input gmem_RVALID;
  input gmem_ARREADY;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input [61:0]gmem_addr_reg_470;
  input [0:0]S;
  input ap_done_reg1;
  input [3:0]Q;
  input SIGNAL_IN_TREADY_int_regslice;

  wire [5:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]S;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire \gmem_addr_reg_262[2]_i_2_n_3 ;
  wire \gmem_addr_reg_262[2]_i_3_n_3 ;
  wire \gmem_addr_reg_262[2]_i_4_n_3 ;
  wire \gmem_addr_reg_262[2]_i_5_n_3 ;
  wire \gmem_addr_reg_262[2]_i_6_n_3 ;
  wire \gmem_addr_reg_262[6]_i_2_n_3 ;
  wire \gmem_addr_reg_262[6]_i_3_n_3 ;
  wire \gmem_addr_reg_262[6]_i_4_n_3 ;
  wire \gmem_addr_reg_262[6]_i_5_n_3 ;
  wire \gmem_addr_reg_262[6]_i_6_n_3 ;
  wire \gmem_addr_reg_262[6]_i_7_n_3 ;
  wire \gmem_addr_reg_262_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[10]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[10]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[10]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[14]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[14]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[14]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[18]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[18]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[18]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[22]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[22]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[22]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[26]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[26]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[26]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[2]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[2]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[2]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[30]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[30]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[30]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[34]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[34]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[34]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[38]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[38]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[38]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[42]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[42]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[42]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[46]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[46]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[46]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[50]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[50]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[50]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[54]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[54]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[54]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[58]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[58]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[58]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[58]_i_1_n_6 ;
  wire \gmem_addr_reg_262_reg[61]_i_2_n_5 ;
  wire \gmem_addr_reg_262_reg[61]_i_2_n_6 ;
  wire \gmem_addr_reg_262_reg[6]_i_1_n_3 ;
  wire \gmem_addr_reg_262_reg[6]_i_1_n_4 ;
  wire \gmem_addr_reg_262_reg[6]_i_1_n_5 ;
  wire \gmem_addr_reg_262_reg[6]_i_1_n_6 ;
  wire [61:0]gmem_addr_reg_470;
  wire [61:0]\gmem_addr_reg_470_reg[61] ;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  wire [0:0]grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1;
  wire i_fu_74;
  wire [6:0]i_fu_74_reg;
  wire i_fu_74_reg_0_sn_1;
  wire \lowfreq_accumulate_fu_70_reg[0] ;
  wire \lowfreq_accumulate_fu_70_reg[0]_0 ;
  wire ram_reg_i_47_n_3;
  wire ram_reg_i_48_n_3;
  wire [0:0]sext_ln45_fu_156_p1;
  wire [0:0]\NLW_gmem_addr_reg_262_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_262_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_262_reg[61]_i_2_O_UNCONNECTED ;

  assign i_fu_74_reg_0_sn_1 = i_fu_74_reg_0_sp_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBA00)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_done_reg1),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(i_fu_74_reg_0_sn_1),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A808A8080808A80)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(\lowfreq_accumulate_fu_70_reg[0] ),
        .I2(i_fu_74_reg_0_sn_1),
        .I3(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I4(i_fu_74_reg[6]),
        .I5(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1
       (.I0(ap_loop_init_int),
        .I1(i_fu_74_reg[6]),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I3(i_fu_74_reg_0_sn_1),
        .O(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I3(i_fu_74_reg_0_sn_1),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[2]_i_2 
       (.I0(i_fu_74_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(\gmem_addr_reg_262[2]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[2]_i_3 
       (.I0(i_fu_74_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(\gmem_addr_reg_262[2]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[2]_i_4 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[2]),
        .I3(gmem_addr_reg_470[2]),
        .O(\gmem_addr_reg_262[2]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \gmem_addr_reg_262[2]_i_5 
       (.I0(i_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(gmem_addr_reg_470[1]),
        .O(\gmem_addr_reg_262[2]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[2]_i_6 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[0]),
        .I3(gmem_addr_reg_470[0]),
        .O(\gmem_addr_reg_262[2]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    \gmem_addr_reg_262[61]_i_1 
       (.I0(i_fu_74_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I3(i_fu_74_reg_0_sn_1),
        .O(E));
  LUT3 #(
    .INIT(8'hF8)) 
    \gmem_addr_reg_262[6]_i_2 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[5]),
        .O(\gmem_addr_reg_262[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[6]_i_3 
       (.I0(i_fu_74_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(\gmem_addr_reg_262[6]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[6]_i_4 
       (.I0(i_fu_74_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(\gmem_addr_reg_262[6]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \gmem_addr_reg_262[6]_i_5 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[5]),
        .I3(gmem_addr_reg_470[5]),
        .O(\gmem_addr_reg_262[6]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[6]_i_6 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[4]),
        .I3(gmem_addr_reg_470[4]),
        .O(\gmem_addr_reg_262[6]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[6]_i_7 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[3]),
        .I3(gmem_addr_reg_470[3]),
        .O(\gmem_addr_reg_262[6]_i_7_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[10]_i_1 
       (.CI(\gmem_addr_reg_262_reg[6]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[10]_i_1_n_3 ,\gmem_addr_reg_262_reg[10]_i_1_n_4 ,\gmem_addr_reg_262_reg[10]_i_1_n_5 ,\gmem_addr_reg_262_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [10:7]),
        .S(gmem_addr_reg_470[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[14]_i_1 
       (.CI(\gmem_addr_reg_262_reg[10]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[14]_i_1_n_3 ,\gmem_addr_reg_262_reg[14]_i_1_n_4 ,\gmem_addr_reg_262_reg[14]_i_1_n_5 ,\gmem_addr_reg_262_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [14:11]),
        .S(gmem_addr_reg_470[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[18]_i_1 
       (.CI(\gmem_addr_reg_262_reg[14]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[18]_i_1_n_3 ,\gmem_addr_reg_262_reg[18]_i_1_n_4 ,\gmem_addr_reg_262_reg[18]_i_1_n_5 ,\gmem_addr_reg_262_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [18:15]),
        .S(gmem_addr_reg_470[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[22]_i_1 
       (.CI(\gmem_addr_reg_262_reg[18]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[22]_i_1_n_3 ,\gmem_addr_reg_262_reg[22]_i_1_n_4 ,\gmem_addr_reg_262_reg[22]_i_1_n_5 ,\gmem_addr_reg_262_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [22:19]),
        .S(gmem_addr_reg_470[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[26]_i_1 
       (.CI(\gmem_addr_reg_262_reg[22]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[26]_i_1_n_3 ,\gmem_addr_reg_262_reg[26]_i_1_n_4 ,\gmem_addr_reg_262_reg[26]_i_1_n_5 ,\gmem_addr_reg_262_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [26:23]),
        .S(gmem_addr_reg_470[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_262_reg[2]_i_1_n_3 ,\gmem_addr_reg_262_reg[2]_i_1_n_4 ,\gmem_addr_reg_262_reg[2]_i_1_n_5 ,\gmem_addr_reg_262_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_262[2]_i_2_n_3 ,gmem_addr_reg_470[1],\gmem_addr_reg_262[2]_i_3_n_3 ,1'b0}),
        .O({\gmem_addr_reg_470_reg[61] [2:0],\NLW_gmem_addr_reg_262_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_262[2]_i_4_n_3 ,\gmem_addr_reg_262[2]_i_5_n_3 ,\gmem_addr_reg_262[2]_i_6_n_3 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[30]_i_1 
       (.CI(\gmem_addr_reg_262_reg[26]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[30]_i_1_n_3 ,\gmem_addr_reg_262_reg[30]_i_1_n_4 ,\gmem_addr_reg_262_reg[30]_i_1_n_5 ,\gmem_addr_reg_262_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [30:27]),
        .S(gmem_addr_reg_470[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[34]_i_1 
       (.CI(\gmem_addr_reg_262_reg[30]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[34]_i_1_n_3 ,\gmem_addr_reg_262_reg[34]_i_1_n_4 ,\gmem_addr_reg_262_reg[34]_i_1_n_5 ,\gmem_addr_reg_262_reg[34]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [34:31]),
        .S(gmem_addr_reg_470[34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[38]_i_1 
       (.CI(\gmem_addr_reg_262_reg[34]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[38]_i_1_n_3 ,\gmem_addr_reg_262_reg[38]_i_1_n_4 ,\gmem_addr_reg_262_reg[38]_i_1_n_5 ,\gmem_addr_reg_262_reg[38]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [38:35]),
        .S(gmem_addr_reg_470[38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[42]_i_1 
       (.CI(\gmem_addr_reg_262_reg[38]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[42]_i_1_n_3 ,\gmem_addr_reg_262_reg[42]_i_1_n_4 ,\gmem_addr_reg_262_reg[42]_i_1_n_5 ,\gmem_addr_reg_262_reg[42]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [42:39]),
        .S(gmem_addr_reg_470[42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[46]_i_1 
       (.CI(\gmem_addr_reg_262_reg[42]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[46]_i_1_n_3 ,\gmem_addr_reg_262_reg[46]_i_1_n_4 ,\gmem_addr_reg_262_reg[46]_i_1_n_5 ,\gmem_addr_reg_262_reg[46]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [46:43]),
        .S(gmem_addr_reg_470[46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[50]_i_1 
       (.CI(\gmem_addr_reg_262_reg[46]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[50]_i_1_n_3 ,\gmem_addr_reg_262_reg[50]_i_1_n_4 ,\gmem_addr_reg_262_reg[50]_i_1_n_5 ,\gmem_addr_reg_262_reg[50]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [50:47]),
        .S(gmem_addr_reg_470[50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[54]_i_1 
       (.CI(\gmem_addr_reg_262_reg[50]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[54]_i_1_n_3 ,\gmem_addr_reg_262_reg[54]_i_1_n_4 ,\gmem_addr_reg_262_reg[54]_i_1_n_5 ,\gmem_addr_reg_262_reg[54]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [54:51]),
        .S(gmem_addr_reg_470[54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[58]_i_1 
       (.CI(\gmem_addr_reg_262_reg[54]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[58]_i_1_n_3 ,\gmem_addr_reg_262_reg[58]_i_1_n_4 ,\gmem_addr_reg_262_reg[58]_i_1_n_5 ,\gmem_addr_reg_262_reg[58]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_470_reg[61] [58:55]),
        .S(gmem_addr_reg_470[58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[61]_i_2 
       (.CI(\gmem_addr_reg_262_reg[58]_i_1_n_3 ),
        .CO({\NLW_gmem_addr_reg_262_reg[61]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_reg_262_reg[61]_i_2_n_5 ,\gmem_addr_reg_262_reg[61]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_262_reg[61]_i_2_O_UNCONNECTED [3],\gmem_addr_reg_470_reg[61] [61:59]}),
        .S({1'b0,gmem_addr_reg_470[61:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[6]_i_1 
       (.CI(\gmem_addr_reg_262_reg[2]_i_1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[6]_i_1_n_3 ,\gmem_addr_reg_262_reg[6]_i_1_n_4 ,\gmem_addr_reg_262_reg[6]_i_1_n_5 ,\gmem_addr_reg_262_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_reg_262[6]_i_2_n_3 ,\gmem_addr_reg_262[6]_i_3_n_3 ,\gmem_addr_reg_262[6]_i_4_n_3 }),
        .O(\gmem_addr_reg_470_reg[61] [6:3]),
        .S({gmem_addr_reg_470[6],\gmem_addr_reg_262[6]_i_5_n_3 ,\gmem_addr_reg_262[6]_i_6_n_3 ,\gmem_addr_reg_262[6]_i_7_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFCC8C)) 
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_i_1
       (.I0(i_fu_74_reg_0_sn_1),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(i_fu_74_reg[6]),
        .I3(ap_loop_init_int),
        .I4(SIGNAL_IN_TREADY_int_regslice),
        .O(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_248[0]_i_1 
       (.I0(i_fu_74_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_248[1]_i_1 
       (.I0(i_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_248[2]_i_1 
       (.I0(i_fu_74_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_248[3]_i_1 
       (.I0(i_fu_74_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_248[4]_i_1 
       (.I0(i_fu_74_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_2_reg_248[5]_i_1 
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \i_fu_74[6]_i_1 
       (.I0(i_fu_74_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I3(i_fu_74_reg_0_sn_1),
        .O(i_fu_74));
  LUT5 #(
    .INIT(32'h0A0A090A)) 
    \i_fu_74[6]_i_2 
       (.I0(i_fu_74_reg[6]),
        .I1(i_fu_74_reg[5]),
        .I2(ap_loop_init_int),
        .I3(ram_reg_i_47_n_3),
        .I4(i_fu_74_reg[4]),
        .O(sext_ln45_fu_156_p1));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \lowfreq_accumulate_fu_70[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(\lowfreq_accumulate_fu_70_reg[0]_0 ),
        .I3(gmem_RVALID),
        .I4(\lowfreq_accumulate_fu_70_reg[0] ),
        .I5(gmem_ARREADY),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h0999FAAA)) 
    ram_reg_i_3
       (.I0(i_fu_74_reg[5]),
        .I1(i_fu_74_reg[4]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I4(ram_reg_i_47_n_3),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF9)) 
    ram_reg_i_4
       (.I0(i_fu_74_reg[4]),
        .I1(i_fu_74_reg[3]),
        .I2(ram_reg_i_48_n_3),
        .I3(i_fu_74_reg[0]),
        .I4(i_fu_74_reg[1]),
        .I5(i_fu_74_reg[2]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    ram_reg_i_47
       (.I0(i_fu_74_reg[2]),
        .I1(i_fu_74_reg[1]),
        .I2(i_fu_74_reg[0]),
        .I3(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(i_fu_74_reg[3]),
        .O(ram_reg_i_47_n_3));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_48
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_48_n_3));
  LUT6 #(
    .INIT(64'hFAAAFAAAFAAAF999)) 
    ram_reg_i_5
       (.I0(i_fu_74_reg[3]),
        .I1(i_fu_74_reg[2]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I4(i_fu_74_reg[1]),
        .I5(i_fu_74_reg[0]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFAAAF999)) 
    ram_reg_i_6
       (.I0(i_fu_74_reg[2]),
        .I1(i_fu_74_reg[0]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I4(i_fu_74_reg[1]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hEAD5)) 
    ram_reg_i_7
       (.I0(i_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_74_reg[0]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_i_8
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_74_reg[0]),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "equalizer_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_flow_control_loop_pipe_sequential_init_13
   (ap_rst_n_0,
    ap_loop_init_int_reg_0,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready,
    E,
    i_2_fu_74,
    D,
    ADDRARDADDR,
    sext_ln65_fu_156_p1,
    \gmem_addr_2_reg_482_reg[61] ,
    \ap_CS_fsm_reg[20] ,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg,
    \ap_CS_fsm_reg[20]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    \highfreq_accumulate_fu_70_reg[0] ,
    \ap_CS_fsm_reg[21] ,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
    i_2_fu_74_reg,
    \highfreq_accumulate_fu_70_reg[0]_0 ,
    gmem_RVALID,
    gmem_ARREADY,
    ap_loop_exit_ready_pp0_iter10_reg,
    gmem_addr_2_reg_482,
    S,
    Q,
    ap_done_reg1);
  output ap_rst_n_0;
  output ap_loop_init_int_reg_0;
  output grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready;
  output [0:0]E;
  output i_2_fu_74;
  output [5:0]D;
  output [5:0]ADDRARDADDR;
  output [0:0]sext_ln65_fu_156_p1;
  output [61:0]\gmem_addr_2_reg_482_reg[61] ;
  output [0:0]\ap_CS_fsm_reg[20] ;
  output [1:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg;
  output \ap_CS_fsm_reg[20]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \highfreq_accumulate_fu_70_reg[0] ;
  input \ap_CS_fsm_reg[21] ;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  input [6:0]i_2_fu_74_reg;
  input \highfreq_accumulate_fu_70_reg[0]_0 ;
  input gmem_RVALID;
  input gmem_ARREADY;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input [61:0]gmem_addr_2_reg_482;
  input [0:0]S;
  input [2:0]Q;
  input ap_done_reg1;

  wire [5:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_2_reg_482;
  wire [61:0]\gmem_addr_2_reg_482_reg[61] ;
  wire \gmem_addr_reg_262[2]_i_2__1_n_3 ;
  wire \gmem_addr_reg_262[2]_i_3__1_n_3 ;
  wire \gmem_addr_reg_262[2]_i_4__1_n_3 ;
  wire \gmem_addr_reg_262[2]_i_5__1_n_3 ;
  wire \gmem_addr_reg_262[2]_i_6__1_n_3 ;
  wire \gmem_addr_reg_262[6]_i_2__1_n_3 ;
  wire \gmem_addr_reg_262[6]_i_3__1_n_3 ;
  wire \gmem_addr_reg_262[6]_i_4__1_n_3 ;
  wire \gmem_addr_reg_262[6]_i_5__1_n_3 ;
  wire \gmem_addr_reg_262[6]_i_6__1_n_3 ;
  wire \gmem_addr_reg_262[6]_i_7__1_n_3 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[10]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[14]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[18]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[22]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[26]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[2]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[30]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[34]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[38]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[42]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[46]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[50]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[54]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[58]_i_1__1_n_6 ;
  wire \gmem_addr_reg_262_reg[61]_i_2__1_n_5 ;
  wire \gmem_addr_reg_262_reg[61]_i_2__1_n_6 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__1_n_3 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__1_n_4 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__1_n_5 ;
  wire \gmem_addr_reg_262_reg[6]_i_1__1_n_6 ;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  wire [1:0]grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg;
  wire \highfreq_accumulate_fu_70_reg[0] ;
  wire \highfreq_accumulate_fu_70_reg[0]_0 ;
  wire i_2_fu_74;
  wire [6:0]i_2_fu_74_reg;
  wire ram_reg_i_47__1_n_3;
  wire ram_reg_i_48__1_n_3;
  wire [0:0]sext_ln65_fu_156_p1;
  wire [0:0]\NLW_gmem_addr_reg_262_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_262_reg[61]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_262_reg[61]_i_2__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_3),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A808A8080808A80)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(\highfreq_accumulate_fu_70_reg[0] ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(i_2_fu_74_reg[6]),
        .I5(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1__1
       (.I0(ap_loop_init_int),
        .I1(i_2_fu_74_reg[6]),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I3(\ap_CS_fsm_reg[21] ),
        .O(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I3(\ap_CS_fsm_reg[21] ),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[2]_i_2__1 
       (.I0(i_2_fu_74_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(\gmem_addr_reg_262[2]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[2]_i_3__1 
       (.I0(i_2_fu_74_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(\gmem_addr_reg_262[2]_i_3__1_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[2]_i_4__1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[2]),
        .I3(gmem_addr_2_reg_482[2]),
        .O(\gmem_addr_reg_262[2]_i_4__1_n_3 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \gmem_addr_reg_262[2]_i_5__1 
       (.I0(i_2_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(gmem_addr_2_reg_482[1]),
        .O(\gmem_addr_reg_262[2]_i_5__1_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[2]_i_6__1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[0]),
        .I3(gmem_addr_2_reg_482[0]),
        .O(\gmem_addr_reg_262[2]_i_6__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    \gmem_addr_reg_262[61]_i_1__1 
       (.I0(i_2_fu_74_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I3(\ap_CS_fsm_reg[21] ),
        .O(E));
  LUT3 #(
    .INIT(8'hF8)) 
    \gmem_addr_reg_262[6]_i_2__1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[5]),
        .O(\gmem_addr_reg_262[6]_i_2__1_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[6]_i_3__1 
       (.I0(i_2_fu_74_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(\gmem_addr_reg_262[6]_i_3__1_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_262[6]_i_4__1 
       (.I0(i_2_fu_74_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(\gmem_addr_reg_262[6]_i_4__1_n_3 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \gmem_addr_reg_262[6]_i_5__1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[5]),
        .I3(gmem_addr_2_reg_482[5]),
        .O(\gmem_addr_reg_262[6]_i_5__1_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[6]_i_6__1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[4]),
        .I3(gmem_addr_2_reg_482[4]),
        .O(\gmem_addr_reg_262[6]_i_6__1_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_262[6]_i_7__1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[3]),
        .I3(gmem_addr_2_reg_482[3]),
        .O(\gmem_addr_reg_262[6]_i_7__1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[10]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[6]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[10]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[10]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[10]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[10]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [10:7]),
        .S(gmem_addr_2_reg_482[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[14]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[10]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[14]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[14]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[14]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[14]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [14:11]),
        .S(gmem_addr_2_reg_482[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[18]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[14]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[18]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[18]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[18]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[18]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [18:15]),
        .S(gmem_addr_2_reg_482[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[22]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[18]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[22]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[22]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[22]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[22]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [22:19]),
        .S(gmem_addr_2_reg_482[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[26]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[22]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[26]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[26]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[26]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[26]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [26:23]),
        .S(gmem_addr_2_reg_482[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_262_reg[2]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[2]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[2]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[2]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_262[2]_i_2__1_n_3 ,gmem_addr_2_reg_482[1],\gmem_addr_reg_262[2]_i_3__1_n_3 ,1'b0}),
        .O({\gmem_addr_2_reg_482_reg[61] [2:0],\NLW_gmem_addr_reg_262_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_262[2]_i_4__1_n_3 ,\gmem_addr_reg_262[2]_i_5__1_n_3 ,\gmem_addr_reg_262[2]_i_6__1_n_3 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[30]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[26]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[30]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[30]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[30]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[30]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [30:27]),
        .S(gmem_addr_2_reg_482[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[34]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[30]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[34]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[34]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[34]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[34]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [34:31]),
        .S(gmem_addr_2_reg_482[34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[38]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[34]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[38]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[38]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[38]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[38]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [38:35]),
        .S(gmem_addr_2_reg_482[38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[42]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[38]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[42]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[42]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[42]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[42]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [42:39]),
        .S(gmem_addr_2_reg_482[42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[46]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[42]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[46]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[46]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[46]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[46]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [46:43]),
        .S(gmem_addr_2_reg_482[46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[50]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[46]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[50]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[50]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[50]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[50]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [50:47]),
        .S(gmem_addr_2_reg_482[50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[54]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[50]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[54]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[54]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[54]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[54]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [54:51]),
        .S(gmem_addr_2_reg_482[54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[58]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[54]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[58]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[58]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[58]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[58]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_2_reg_482_reg[61] [58:55]),
        .S(gmem_addr_2_reg_482[58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[61]_i_2__1 
       (.CI(\gmem_addr_reg_262_reg[58]_i_1__1_n_3 ),
        .CO({\NLW_gmem_addr_reg_262_reg[61]_i_2__1_CO_UNCONNECTED [3:2],\gmem_addr_reg_262_reg[61]_i_2__1_n_5 ,\gmem_addr_reg_262_reg[61]_i_2__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_262_reg[61]_i_2__1_O_UNCONNECTED [3],\gmem_addr_2_reg_482_reg[61] [61:59]}),
        .S({1'b0,gmem_addr_2_reg_482[61:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_262_reg[6]_i_1__1 
       (.CI(\gmem_addr_reg_262_reg[2]_i_1__1_n_3 ),
        .CO({\gmem_addr_reg_262_reg[6]_i_1__1_n_3 ,\gmem_addr_reg_262_reg[6]_i_1__1_n_4 ,\gmem_addr_reg_262_reg[6]_i_1__1_n_5 ,\gmem_addr_reg_262_reg[6]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_reg_262[6]_i_2__1_n_3 ,\gmem_addr_reg_262[6]_i_3__1_n_3 ,\gmem_addr_reg_262[6]_i_4__1_n_3 }),
        .O(\gmem_addr_2_reg_482_reg[61] [6:3]),
        .S({gmem_addr_2_reg_482[6],\gmem_addr_reg_262[6]_i_5__1_n_3 ,\gmem_addr_reg_262[6]_i_6__1_n_3 ,\gmem_addr_reg_262[6]_i_7__1_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFAFAEAFA)) 
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I3(i_2_fu_74_reg[6]),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \highfreq_accumulate_fu_70[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I2(\highfreq_accumulate_fu_70_reg[0]_0 ),
        .I3(gmem_RVALID),
        .I4(\highfreq_accumulate_fu_70_reg[0] ),
        .I5(gmem_ARREADY),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \i_2_fu_74[6]_i_1 
       (.I0(i_2_fu_74_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I3(\ap_CS_fsm_reg[21] ),
        .O(i_2_fu_74));
  LUT5 #(
    .INIT(32'h0A0A090A)) 
    \i_2_fu_74[6]_i_2 
       (.I0(i_2_fu_74_reg[6]),
        .I1(i_2_fu_74_reg[5]),
        .I2(ap_loop_init_int),
        .I3(ram_reg_i_47__1_n_3),
        .I4(i_2_fu_74_reg[4]),
        .O(sext_ln65_fu_156_p1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_248[0]_i_1 
       (.I0(i_2_fu_74_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_248[1]_i_1 
       (.I0(i_2_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_248[2]_i_1 
       (.I0(i_2_fu_74_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_248[3]_i_1 
       (.I0(i_2_fu_74_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_248[4]_i_1 
       (.I0(i_2_fu_74_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_reg_248[5]_i_1 
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0999FAAA)) 
    ram_reg_i_3__1
       (.I0(i_2_fu_74_reg[5]),
        .I1(i_2_fu_74_reg[4]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(ram_reg_i_47__1_n_3),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    ram_reg_i_47__1
       (.I0(i_2_fu_74_reg[2]),
        .I1(i_2_fu_74_reg[1]),
        .I2(i_2_fu_74_reg[0]),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(i_2_fu_74_reg[3]),
        .O(ram_reg_i_47__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_48__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_48__1_n_3));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF9)) 
    ram_reg_i_4__1
       (.I0(i_2_fu_74_reg[4]),
        .I1(i_2_fu_74_reg[3]),
        .I2(ram_reg_i_48__1_n_3),
        .I3(i_2_fu_74_reg[0]),
        .I4(i_2_fu_74_reg[1]),
        .I5(i_2_fu_74_reg[2]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFAAAFAAAFAAAF999)) 
    ram_reg_i_5__1
       (.I0(i_2_fu_74_reg[3]),
        .I1(i_2_fu_74_reg[2]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(i_2_fu_74_reg[1]),
        .I5(i_2_fu_74_reg[0]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFAAAF999)) 
    ram_reg_i_6__1
       (.I0(i_2_fu_74_reg[2]),
        .I1(i_2_fu_74_reg[0]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(i_2_fu_74_reg[1]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hEAD5)) 
    ram_reg_i_7__1
       (.I0(i_2_fu_74_reg[1]),
        .I1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_2_fu_74_reg[0]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_i_8__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_2_fu_74_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    tmp_product_i_1__1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[20] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi
   (grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
    gmem_ARREADY,
    gmem_RVALID,
    full_n_reg,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
    full_n_reg_0,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
    full_n_reg_1,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[21] ,
    ap_NS_fsm,
    m_axi_gmem_BREADY,
    SR,
    m_axi_gmem_ARADDR,
    ARLEN,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    dout,
    s_ready_t_reg,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
    ap_enable_reg_pp0_iter1_0,
    ap_enable_reg_pp0_iter8_1,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
    ap_enable_reg_pp0_iter1_2,
    ap_enable_reg_pp0_iter8_3,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
    Q,
    \dout_reg[61] ,
    \dout_reg[60] ,
    \dout_reg[53] ,
    \dout_reg[51] ,
    \dout_reg[47] ,
    \dout_reg[43] ,
    \dout_reg[42] ,
    \dout_reg[41] ,
    \dout_reg[39] ,
    \dout_reg[36] ,
    \dout_reg[35] ,
    \dout_reg[34] ,
    \dout_reg[29] ,
    \dout_reg[28] ,
    \dout_reg[21] ,
    \dout_reg[17] ,
    \dout_reg[15] ,
    \dout_reg[12] ,
    \dout_reg[11] ,
    \dout_reg[10] ,
    \dout_reg[9] ,
    \dout_reg[7] ,
    \dout_reg[4] ,
    \dout_reg[0] ,
    \dout_reg[1] ,
    \dout_reg[2] ,
    \dout_reg[3] ,
    \dout_reg[5] ,
    \dout_reg[6] ,
    \dout_reg[8] ,
    \dout_reg[13] ,
    \dout_reg[14] ,
    \dout_reg[16] ,
    \dout_reg[18] ,
    \dout_reg[19] ,
    \dout_reg[20] ,
    \dout_reg[22] ,
    \dout_reg[23] ,
    \dout_reg[24] ,
    \dout_reg[25] ,
    \dout_reg[26] ,
    \dout_reg[27] ,
    \dout_reg[30] ,
    \dout_reg[31] ,
    \dout_reg[32] ,
    \dout_reg[33] ,
    \dout_reg[37] ,
    \dout_reg[38] ,
    \dout_reg[40] ,
    \dout_reg[44] ,
    \dout_reg[45] ,
    \dout_reg[46] ,
    \dout_reg[48] ,
    \dout_reg[49] ,
    \dout_reg[50] ,
    \dout_reg[52] ,
    \dout_reg[54] ,
    \dout_reg[55] ,
    \dout_reg[56] ,
    \dout_reg[57] ,
    \dout_reg[58] ,
    \dout_reg[59] ,
    gmem_addr_2_reg_482,
    gmem_addr_1_reg_476,
    gmem_addr_reg_470,
    ap_rst_n,
    m_axi_gmem_BVALID,
    m_axi_gmem_ARREADY,
    ap_clk,
    D,
    E,
    \dout_reg[64] ,
    m_axi_gmem_RVALID);
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  output gmem_ARREADY;
  output gmem_RVALID;
  output full_n_reg;
  output grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  output full_n_reg_0;
  output grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  output full_n_reg_1;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[21] ;
  output [8:0]ap_NS_fsm;
  output m_axi_gmem_BREADY;
  output [0:0]SR;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [31:0]dout;
  output s_ready_t_reg;
  input grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter8;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  input ap_enable_reg_pp0_iter1_0;
  input ap_enable_reg_pp0_iter8_1;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  input ap_enable_reg_pp0_iter1_2;
  input ap_enable_reg_pp0_iter8_3;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  input [14:0]Q;
  input \dout_reg[61] ;
  input \dout_reg[60] ;
  input \dout_reg[53] ;
  input \dout_reg[51] ;
  input \dout_reg[47] ;
  input \dout_reg[43] ;
  input \dout_reg[42] ;
  input \dout_reg[41] ;
  input \dout_reg[39] ;
  input \dout_reg[36] ;
  input \dout_reg[35] ;
  input \dout_reg[34] ;
  input \dout_reg[29] ;
  input \dout_reg[28] ;
  input \dout_reg[21] ;
  input \dout_reg[17] ;
  input \dout_reg[15] ;
  input \dout_reg[12] ;
  input \dout_reg[11] ;
  input \dout_reg[10] ;
  input \dout_reg[9] ;
  input \dout_reg[7] ;
  input \dout_reg[4] ;
  input \dout_reg[0] ;
  input \dout_reg[1] ;
  input \dout_reg[2] ;
  input \dout_reg[3] ;
  input \dout_reg[5] ;
  input \dout_reg[6] ;
  input \dout_reg[8] ;
  input \dout_reg[13] ;
  input \dout_reg[14] ;
  input \dout_reg[16] ;
  input \dout_reg[18] ;
  input \dout_reg[19] ;
  input \dout_reg[20] ;
  input \dout_reg[22] ;
  input \dout_reg[23] ;
  input \dout_reg[24] ;
  input \dout_reg[25] ;
  input \dout_reg[26] ;
  input \dout_reg[27] ;
  input \dout_reg[30] ;
  input \dout_reg[31] ;
  input \dout_reg[32] ;
  input \dout_reg[33] ;
  input \dout_reg[37] ;
  input \dout_reg[38] ;
  input \dout_reg[40] ;
  input \dout_reg[44] ;
  input \dout_reg[45] ;
  input \dout_reg[46] ;
  input \dout_reg[48] ;
  input \dout_reg[49] ;
  input \dout_reg[50] ;
  input \dout_reg[52] ;
  input \dout_reg[54] ;
  input \dout_reg[55] ;
  input \dout_reg[56] ;
  input \dout_reg[57] ;
  input \dout_reg[58] ;
  input \dout_reg[59] ;
  input [61:0]gmem_addr_2_reg_482;
  input [61:0]gmem_addr_1_reg_476;
  input [61:0]gmem_addr_reg_470;
  input ap_rst_n;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_ARREADY;
  input ap_clk;
  input [32:0]D;
  input [0:0]E;
  input \dout_reg[64] ;
  input m_axi_gmem_RVALID;

  wire [63:2]ARADDR_Dummy;
  wire [3:0]ARLEN;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [32:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[21] ;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_1;
  wire ap_enable_reg_pp0_iter8_3;
  wire ap_rst_n;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [31:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire \dout_reg[33] ;
  wire \dout_reg[34] ;
  wire \dout_reg[35] ;
  wire \dout_reg[36] ;
  wire \dout_reg[37] ;
  wire \dout_reg[38] ;
  wire \dout_reg[39] ;
  wire \dout_reg[3] ;
  wire \dout_reg[40] ;
  wire \dout_reg[41] ;
  wire \dout_reg[42] ;
  wire \dout_reg[43] ;
  wire \dout_reg[44] ;
  wire \dout_reg[45] ;
  wire \dout_reg[46] ;
  wire \dout_reg[47] ;
  wire \dout_reg[48] ;
  wire \dout_reg[49] ;
  wire \dout_reg[4] ;
  wire \dout_reg[50] ;
  wire \dout_reg[51] ;
  wire \dout_reg[52] ;
  wire \dout_reg[53] ;
  wire \dout_reg[54] ;
  wire \dout_reg[55] ;
  wire \dout_reg[56] ;
  wire \dout_reg[57] ;
  wire \dout_reg[58] ;
  wire \dout_reg[59] ;
  wire \dout_reg[5] ;
  wire \dout_reg[60] ;
  wire \dout_reg[61] ;
  wire \dout_reg[64] ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_1_reg_476;
  wire [61:0]gmem_addr_2_reg_482;
  wire [61:0]gmem_addr_reg_470;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[2],ARADDR_Dummy}),
        .Q(ARLEN),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[32] ({burst_end,RDATA_Dummy}),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write bus_write
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(E),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[0]),
        .ap_NS_fsm({ap_NS_fsm[8:7],ap_NS_fsm[5:4],ap_NS_fsm[2:1]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_2(ap_enable_reg_pp0_iter1_2),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_1(ap_enable_reg_pp0_iter8_1),
        .ap_enable_reg_pp0_iter8_3(ap_enable_reg_pp0_iter8_3),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[10] (\dout_reg[10] ),
        .\dout_reg[11] (\dout_reg[11] ),
        .\dout_reg[12] (\dout_reg[12] ),
        .\dout_reg[13] (\dout_reg[13] ),
        .\dout_reg[14] (\dout_reg[14] ),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[16] (\dout_reg[16] ),
        .\dout_reg[17] (\dout_reg[17] ),
        .\dout_reg[18] (\dout_reg[18] ),
        .\dout_reg[19] (\dout_reg[19] ),
        .\dout_reg[1] (\dout_reg[1] ),
        .\dout_reg[20] (\dout_reg[20] ),
        .\dout_reg[21] (\dout_reg[21] ),
        .\dout_reg[22] (\dout_reg[22] ),
        .\dout_reg[23] (\dout_reg[23] ),
        .\dout_reg[24] (\dout_reg[24] ),
        .\dout_reg[25] (\dout_reg[25] ),
        .\dout_reg[26] (\dout_reg[26] ),
        .\dout_reg[27] (\dout_reg[27] ),
        .\dout_reg[28] (\dout_reg[28] ),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[2] (\dout_reg[2] ),
        .\dout_reg[30] (\dout_reg[30] ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[32] (\dout_reg[32] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .\dout_reg[34] (\dout_reg[34] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[37] (\dout_reg[37] ),
        .\dout_reg[38] (\dout_reg[38] ),
        .\dout_reg[39] (\dout_reg[39] ),
        .\dout_reg[3] (\dout_reg[3] ),
        .\dout_reg[40] (\dout_reg[40] ),
        .\dout_reg[41] (\dout_reg[41] ),
        .\dout_reg[42] (\dout_reg[42] ),
        .\dout_reg[43] (\dout_reg[43] ),
        .\dout_reg[44] (\dout_reg[44] ),
        .\dout_reg[45] (\dout_reg[45] ),
        .\dout_reg[46] (\dout_reg[46] ),
        .\dout_reg[47] (\dout_reg[47] ),
        .\dout_reg[48] (\dout_reg[48] ),
        .\dout_reg[49] (\dout_reg[49] ),
        .\dout_reg[4] (\dout_reg[4] ),
        .\dout_reg[50] (\dout_reg[50] ),
        .\dout_reg[51] (\dout_reg[51] ),
        .\dout_reg[52] (\dout_reg[52] ),
        .\dout_reg[53] (\dout_reg[53] ),
        .\dout_reg[54] (\dout_reg[54] ),
        .\dout_reg[55] (\dout_reg[55] ),
        .\dout_reg[56] (\dout_reg[56] ),
        .\dout_reg[57] (\dout_reg[57] ),
        .\dout_reg[58] (\dout_reg[58] ),
        .\dout_reg[59] (\dout_reg[59] ),
        .\dout_reg[5] (\dout_reg[5] ),
        .\dout_reg[60] (\dout_reg[60] ),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[64] (\dout_reg[64] ),
        .\dout_reg[6] (\dout_reg[6] ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\dout_reg[8] (\dout_reg[8] ),
        .\dout_reg[9] (\dout_reg[9] ),
        .dout_vld_reg(gmem_RVALID),
        .full_n_reg(gmem_ARREADY),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .full_n_reg_3(ap_NS_fsm[6]),
        .full_n_reg_4(ap_NS_fsm[3]),
        .gmem_addr_1_reg_476(gmem_addr_1_reg_476),
        .gmem_addr_2_reg_482(gmem_addr_2_reg_482),
        .gmem_addr_reg_470(gmem_addr_reg_470),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1),
        .\mOutPtr_reg[0] (RVALID_Dummy),
        .push(\buff_rdata/push ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo
   (full_n_reg_0,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
    full_n_reg_1,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
    full_n_reg_2,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
    full_n_reg_3,
    gmem_RREADY,
    \ap_CS_fsm_reg[21] ,
    full_n_reg_4,
    full_n_reg_5,
    \ap_CS_fsm_reg[2] ,
    ready_for_outstanding,
    dout_vld_reg_0,
    S,
    \dout_reg[64] ,
    \dout_reg[64]_0 ,
    SR,
    ap_clk,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ram_reg,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
    ap_enable_reg_pp0_iter1_0,
    ap_enable_reg_pp0_iter8_1,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
    ap_enable_reg_pp0_iter1_2,
    ap_enable_reg_pp0_iter8_3,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
    ready_for_outstanding_reg,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
    ready_for_outstanding_reg_0,
    Q,
    \dout_reg[61] ,
    \dout_reg[60] ,
    \dout_reg[53] ,
    \dout_reg[51] ,
    \dout_reg[47] ,
    \dout_reg[43] ,
    \dout_reg[42] ,
    \dout_reg[41] ,
    \dout_reg[39] ,
    \dout_reg[36] ,
    \dout_reg[35] ,
    \dout_reg[34] ,
    \dout_reg[29] ,
    \dout_reg[28] ,
    \dout_reg[21] ,
    \dout_reg[17] ,
    \dout_reg[15] ,
    \dout_reg[12] ,
    \dout_reg[11] ,
    \dout_reg[10] ,
    \dout_reg[9] ,
    \dout_reg[7] ,
    \dout_reg[4] ,
    \dout_reg[0] ,
    \dout_reg[1] ,
    \dout_reg[2] ,
    \dout_reg[3] ,
    \dout_reg[5] ,
    \dout_reg[6] ,
    \dout_reg[8] ,
    \dout_reg[13] ,
    \dout_reg[14] ,
    \dout_reg[16] ,
    \dout_reg[18] ,
    \dout_reg[19] ,
    \dout_reg[20] ,
    \dout_reg[22] ,
    \dout_reg[23] ,
    \dout_reg[24] ,
    \dout_reg[25] ,
    \dout_reg[26] ,
    \dout_reg[27] ,
    \dout_reg[30] ,
    \dout_reg[31] ,
    \dout_reg[32] ,
    \dout_reg[33] ,
    \dout_reg[37] ,
    \dout_reg[38] ,
    \dout_reg[40] ,
    \dout_reg[44] ,
    \dout_reg[45] ,
    \dout_reg[46] ,
    \dout_reg[48] ,
    \dout_reg[49] ,
    \dout_reg[50] ,
    \dout_reg[52] ,
    \dout_reg[54] ,
    \dout_reg[55] ,
    \dout_reg[56] ,
    \dout_reg[57] ,
    \dout_reg[58] ,
    \dout_reg[59] ,
    gmem_addr_2_reg_482,
    gmem_addr_1_reg_476,
    gmem_addr_reg_470,
    dout,
    ap_rst_n,
    ARREADY_Dummy,
    tmp_valid_reg,
    E,
    \dout_reg[64]_1 );
  output full_n_reg_0;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  output full_n_reg_1;
  output grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  output full_n_reg_2;
  output grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  output full_n_reg_3;
  output gmem_RREADY;
  output \ap_CS_fsm_reg[21] ;
  output full_n_reg_4;
  output full_n_reg_5;
  output \ap_CS_fsm_reg[2] ;
  output ready_for_outstanding;
  output [0:0]dout_vld_reg_0;
  output [0:0]S;
  output [62:0]\dout_reg[64] ;
  output \dout_reg[64]_0 ;
  input [0:0]SR;
  input ap_clk;
  input grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ram_reg;
  input ap_enable_reg_pp0_iter8;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  input ap_enable_reg_pp0_iter1_0;
  input ap_enable_reg_pp0_iter8_1;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  input ap_enable_reg_pp0_iter1_2;
  input ap_enable_reg_pp0_iter8_3;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  input ready_for_outstanding_reg;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  input ready_for_outstanding_reg_0;
  input [6:0]Q;
  input \dout_reg[61] ;
  input \dout_reg[60] ;
  input \dout_reg[53] ;
  input \dout_reg[51] ;
  input \dout_reg[47] ;
  input \dout_reg[43] ;
  input \dout_reg[42] ;
  input \dout_reg[41] ;
  input \dout_reg[39] ;
  input \dout_reg[36] ;
  input \dout_reg[35] ;
  input \dout_reg[34] ;
  input \dout_reg[29] ;
  input \dout_reg[28] ;
  input \dout_reg[21] ;
  input \dout_reg[17] ;
  input \dout_reg[15] ;
  input \dout_reg[12] ;
  input \dout_reg[11] ;
  input \dout_reg[10] ;
  input \dout_reg[9] ;
  input \dout_reg[7] ;
  input \dout_reg[4] ;
  input \dout_reg[0] ;
  input \dout_reg[1] ;
  input \dout_reg[2] ;
  input \dout_reg[3] ;
  input \dout_reg[5] ;
  input \dout_reg[6] ;
  input \dout_reg[8] ;
  input \dout_reg[13] ;
  input \dout_reg[14] ;
  input \dout_reg[16] ;
  input \dout_reg[18] ;
  input \dout_reg[19] ;
  input \dout_reg[20] ;
  input \dout_reg[22] ;
  input \dout_reg[23] ;
  input \dout_reg[24] ;
  input \dout_reg[25] ;
  input \dout_reg[26] ;
  input \dout_reg[27] ;
  input \dout_reg[30] ;
  input \dout_reg[31] ;
  input \dout_reg[32] ;
  input \dout_reg[33] ;
  input \dout_reg[37] ;
  input \dout_reg[38] ;
  input \dout_reg[40] ;
  input \dout_reg[44] ;
  input \dout_reg[45] ;
  input \dout_reg[46] ;
  input \dout_reg[48] ;
  input \dout_reg[49] ;
  input \dout_reg[50] ;
  input \dout_reg[52] ;
  input \dout_reg[54] ;
  input \dout_reg[55] ;
  input \dout_reg[56] ;
  input \dout_reg[57] ;
  input \dout_reg[58] ;
  input \dout_reg[59] ;
  input [61:0]gmem_addr_2_reg_482;
  input [61:0]gmem_addr_1_reg_476;
  input [61:0]gmem_addr_reg_470;
  input [0:0]dout;
  input ap_rst_n;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input [0:0]E;
  input \dout_reg[64]_1 ;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_1;
  wire ap_enable_reg_pp0_iter8_3;
  wire ap_rst_n;
  wire [0:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire \dout_reg[33] ;
  wire \dout_reg[34] ;
  wire \dout_reg[35] ;
  wire \dout_reg[36] ;
  wire \dout_reg[37] ;
  wire \dout_reg[38] ;
  wire \dout_reg[39] ;
  wire \dout_reg[3] ;
  wire \dout_reg[40] ;
  wire \dout_reg[41] ;
  wire \dout_reg[42] ;
  wire \dout_reg[43] ;
  wire \dout_reg[44] ;
  wire \dout_reg[45] ;
  wire \dout_reg[46] ;
  wire \dout_reg[47] ;
  wire \dout_reg[48] ;
  wire \dout_reg[49] ;
  wire \dout_reg[4] ;
  wire \dout_reg[50] ;
  wire \dout_reg[51] ;
  wire \dout_reg[52] ;
  wire \dout_reg[53] ;
  wire \dout_reg[54] ;
  wire \dout_reg[55] ;
  wire \dout_reg[56] ;
  wire \dout_reg[57] ;
  wire \dout_reg[58] ;
  wire \dout_reg[59] ;
  wire \dout_reg[5] ;
  wire \dout_reg[60] ;
  wire \dout_reg[61] ;
  wire [62:0]\dout_reg[64] ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire dout_vld_i_1__0_n_3;
  wire dout_vld_i_4_n_3;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire gmem_RREADY;
  wire [61:0]gmem_addr_1_reg_476;
  wire [61:0]gmem_addr_2_reg_482;
  wire [61:0]gmem_addr_reg_470;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire ram_reg;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire ready_for_outstanding_reg_0;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(E),
        .Q(Q[6:2]),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[13] (full_n_reg_0),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_3),
        .\dout_reg[10]_0 (\dout_reg[10] ),
        .\dout_reg[11]_0 (\dout_reg[11] ),
        .\dout_reg[12]_0 (\dout_reg[12] ),
        .\dout_reg[13]_0 (\dout_reg[13] ),
        .\dout_reg[14]_0 (\dout_reg[14] ),
        .\dout_reg[15]_0 (\dout_reg[15] ),
        .\dout_reg[16]_0 (\dout_reg[16] ),
        .\dout_reg[17]_0 (\dout_reg[17] ),
        .\dout_reg[18]_0 (\dout_reg[18] ),
        .\dout_reg[19]_0 (\dout_reg[19] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[20]_0 (\dout_reg[20] ),
        .\dout_reg[21]_0 (\dout_reg[21] ),
        .\dout_reg[22]_0 (\dout_reg[22] ),
        .\dout_reg[23]_0 (\dout_reg[23] ),
        .\dout_reg[24]_0 (\dout_reg[24] ),
        .\dout_reg[25]_0 (\dout_reg[25] ),
        .\dout_reg[26]_0 (\dout_reg[26] ),
        .\dout_reg[27]_0 (\dout_reg[27] ),
        .\dout_reg[28]_0 (\dout_reg[28] ),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[34]_0 (\dout_reg[34] ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[37]_0 (\dout_reg[37] ),
        .\dout_reg[38]_0 (\dout_reg[38] ),
        .\dout_reg[39]_0 (\dout_reg[39] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[40]_0 (\dout_reg[40] ),
        .\dout_reg[41]_0 (\dout_reg[41] ),
        .\dout_reg[42]_0 (\dout_reg[42] ),
        .\dout_reg[43]_0 (\dout_reg[43] ),
        .\dout_reg[44]_0 (\dout_reg[44] ),
        .\dout_reg[45]_0 (\dout_reg[45] ),
        .\dout_reg[46]_0 (\dout_reg[46] ),
        .\dout_reg[47]_0 (\dout_reg[47] ),
        .\dout_reg[48]_0 (\dout_reg[48] ),
        .\dout_reg[49]_0 (\dout_reg[49] ),
        .\dout_reg[4]_0 (\dout_reg[4] ),
        .\dout_reg[50]_0 (\dout_reg[50] ),
        .\dout_reg[51]_0 (\dout_reg[51] ),
        .\dout_reg[52]_0 (\dout_reg[52] ),
        .\dout_reg[53]_0 (\dout_reg[53] ),
        .\dout_reg[54]_0 (\dout_reg[54] ),
        .\dout_reg[55]_0 (\dout_reg[55] ),
        .\dout_reg[56]_0 (\dout_reg[56] ),
        .\dout_reg[57]_0 (\dout_reg[57] ),
        .\dout_reg[58]_0 (\dout_reg[58] ),
        .\dout_reg[59]_0 (\dout_reg[59] ),
        .\dout_reg[5]_0 (\dout_reg[5] ),
        .\dout_reg[60]_0 (\dout_reg[60] ),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\dout_reg[64]_0 ),
        .\dout_reg[64]_2 (\dout_reg[64]_1 ),
        .\dout_reg[64]_3 (\raddr_reg_n_3_[0] ),
        .\dout_reg[64]_4 (\raddr_reg_n_3_[1] ),
        .\dout_reg[6]_0 (\dout_reg[6] ),
        .\dout_reg[7]_0 (\dout_reg[7] ),
        .\dout_reg[8]_0 (\dout_reg[8] ),
        .\dout_reg[9]_0 (\dout_reg[9] ),
        .full_n_reg(full_n_reg_4),
        .full_n_reg_0(full_n_reg_5),
        .gmem_addr_1_reg_476(gmem_addr_1_reg_476),
        .gmem_addr_2_reg_482(gmem_addr_2_reg_482),
        .gmem_addr_reg_470(gmem_addr_reg_470),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    dout_vld_i_1__0
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(empty_n_reg_n_3),
        .O(dout_vld_i_1__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    dout_vld_i_2
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(dout_vld_i_4_n_3),
        .I3(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY),
        .I4(\ap_CS_fsm_reg[21] ),
        .I5(ready_for_outstanding_reg_0),
        .O(gmem_RREADY));
  LUT6 #(
    .INIT(64'hB000B000B0000000)) 
    dout_vld_i_4
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(dout_vld_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_3),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FFFD55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_3),
        .I2(empty_n_i_2_n_3),
        .I3(push),
        .I4(pop),
        .I5(full_n_reg_0),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gmem_addr_reg_262[61]_i_3 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg),
        .I3(ap_enable_reg_pp0_iter8),
        .O(full_n_reg_1));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gmem_addr_reg_262[61]_i_3__0 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg),
        .I3(ap_enable_reg_pp0_iter8_1),
        .O(full_n_reg_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gmem_addr_reg_262[61]_i_3__1 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_2),
        .I2(ram_reg),
        .I3(ap_enable_reg_pp0_iter8_3),
        .O(full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \mOutPtr[3]_i_1 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_3_[1] ),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(empty_n_reg_n_3),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(\raddr_reg_n_3_[2] ),
        .I2(\raddr_reg_n_3_[0] ),
        .I3(\raddr_reg_n_3_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A008A8A)) 
    ram_reg_i_1
       (.I0(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg),
        .I4(ap_enable_reg_pp0_iter8),
        .O(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1));
  LUT5 #(
    .INIT(32'h8A008A8A)) 
    ram_reg_i_1__0
       (.I0(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg),
        .I4(ap_enable_reg_pp0_iter8_1),
        .O(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1));
  LUT5 #(
    .INIT(32'h8A008A8A)) 
    ram_reg_i_1__1
       (.I0(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter1_2),
        .I3(ram_reg),
        .I4(ap_enable_reg_pp0_iter8_3),
        .O(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(gmem_RREADY),
        .I1(dout),
        .O(ready_for_outstanding));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .O(dout_vld_reg_0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1
   (SR,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4] ,
    din,
    ap_clk,
    ap_rst_n,
    p_13_in,
    \mOutPtr_reg[0]_0 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \state[1]_i_2 ,
    \state[1]_i_2_0 ,
    fifo_rctl_ready,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 );
  output [0:0]SR;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[7]_0 ;
  output \sect_len_buf_reg[4] ;
  output [0:0]din;
  input ap_clk;
  input ap_rst_n;
  input p_13_in;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input [5:0]\state[1]_i_2 ;
  input [5:0]\state[1]_i_2_0 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_i_1__2_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_reg_n_3;
  wire fifo_rctl_ready;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__2_n_3;
  wire full_n_reg_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr[3]_i_1_n_3 ;
  wire \raddr[3]_i_2_n_3 ;
  wire \raddr[3]_i_3_n_3 ;
  wire [3:0]raddr_reg;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire [5:0]\state[1]_i_2 ;
  wire [5:0]\state[1]_i_2_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(raddr_reg),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[0]_4 (full_n_reg_n_3),
        .\dout_reg[0]_5 (\dout_reg[0]_1 ),
        .\dout_reg[0]_6 (\dout_reg[0]_2 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .pop(pop),
        .\sect_len_buf_reg[4] (\sect_len_buf_reg[4] ),
        .\sect_len_buf_reg[7] (\sect_len_buf_reg[7] ),
        .\sect_len_buf_reg[7]_0 (\sect_len_buf_reg[7]_0 ),
        .\state[1]_i_2 (\state[1]_i_2 ),
        .\state[1]_i_2_0 (\state[1]_i_2_0 ));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__2
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_3),
        .O(dout_vld_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_3),
        .I1(pop),
        .I2(full_n_reg_n_3),
        .I3(p_13_in),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_3),
        .I2(p_13_in),
        .I3(full_n_reg_n_3),
        .I4(pop),
        .O(full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(full_n_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__0 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_3),
        .I4(p_13_in),
        .I5(full_n_reg_n_3),
        .O(\mOutPtr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0080808088888888)) 
    \mOutPtr[4]_i_3 
       (.I0(p_13_in),
        .I1(full_n_reg_n_3),
        .I2(burst_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(empty_n_reg_n_3),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_3 ),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(p_12_in),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1 
       (.I0(\raddr[3]_i_3_n_3 ),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(empty_n_reg_n_3),
        .I4(p_12_in),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3 
       (.I0(empty_n_reg_n_3),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(burst_valid),
        .I4(full_n_reg_n_3),
        .I5(p_13_in),
        .O(\raddr[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \raddr[3]_i_4 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_3),
        .I4(p_13_in),
        .I5(full_n_reg_n_3),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_3 ),
        .D(\raddr[3]_i_2_n_3 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14
   (fifo_rctl_ready,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    rreq_handling_reg,
    ap_rst_n_1,
    p_13_in,
    \could_multi_bursts.sect_handling_reg_0 ,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    \start_addr_reg[2] ,
    \start_addr_reg[3] ,
    \start_addr_reg[4] ,
    \start_addr_reg[5] ,
    \start_addr_reg[6] ,
    \start_addr_reg[7] ,
    \start_addr_reg[8] ,
    \start_addr_reg[9] ,
    \start_addr_reg[10] ,
    \start_addr_reg[11] ,
    D,
    E,
    full_n_reg_5,
    rreq_handling_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    \could_multi_bursts.sect_handling_reg_1 ,
    Q,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[1] ,
    sect_cnt0,
    \sect_cnt_reg[51] ,
    RBURST_READY_Dummy);
  output fifo_rctl_ready;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_1;
  output p_13_in;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output \start_addr_reg[2] ;
  output \start_addr_reg[3] ;
  output \start_addr_reg[4] ;
  output \start_addr_reg[5] ;
  output \start_addr_reg[6] ;
  output \start_addr_reg[7] ;
  output \start_addr_reg[8] ;
  output \start_addr_reg[9] ;
  output \start_addr_reg[10] ;
  output \start_addr_reg[11] ;
  output [50:0]D;
  output [0:0]E;
  output full_n_reg_5;
  output rreq_handling_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input [0:0]Q;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [1:0]\sect_len_buf_reg[1] ;
  input [50:0]sect_cnt0;
  input [50:0]\sect_cnt_reg[51] ;
  input RBURST_READY_Dummy;

  wire [0:0]CO;
  wire [50:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire dout_vld_i_1__1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_reg_n_3;
  wire fifo_rctl_ready;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_gmem_ARREADY;
  wire need_rlast;
  wire p_12_in;
  wire p_13_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [50:0]\sect_cnt_reg[51] ;
  wire [1:0]\sect_len_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_reg[10] ;
  wire \start_addr_reg[11] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[3] ;
  wire \start_addr_reg[4] ;
  wire \start_addr_reg[5] ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[7] ;
  wire \start_addr_reg[8] ;
  wire \start_addr_reg[9] ;

  LUT4 #(
    .INIT(16'hD0FF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(Q),
        .O(rreq_handling_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    \could_multi_bursts.ARVALID_Dummy_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(fifo_rctl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFAFAFAFABAFABABA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I5(\could_multi_bursts.sect_handling_reg_2 ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_3),
        .O(dout_vld_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_3),
        .Q(need_rlast),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFF8C88)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_3),
        .I1(empty_n_reg_n_3),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(p_13_in),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_3),
        .I2(p_13_in),
        .I3(pop),
        .I4(fifo_rctl_ready),
        .O(full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_3
       (.I0(empty_n_reg_n_3),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \mOutPtr[1]_i_1__2 
       (.I0(empty_n_reg_n_3),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(p_13_in),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_3),
        .O(\mOutPtr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \mOutPtr[4]_i_3__0 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_3),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(sect_cnt0[17]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(sect_cnt0[18]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(sect_cnt0[19]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(sect_cnt0[20]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(sect_cnt0[21]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(sect_cnt0[22]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(sect_cnt0[23]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(sect_cnt0[24]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(sect_cnt0[25]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(sect_cnt0[26]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(sect_cnt0[27]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(sect_cnt0[28]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(sect_cnt0[29]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(sect_cnt0[30]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(sect_cnt0[31]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(sect_cnt0[32]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(sect_cnt0[33]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(sect_cnt0[34]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(sect_cnt0[35]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(sect_cnt0[36]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(sect_cnt0[37]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(sect_cnt0[38]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(sect_cnt0[39]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(sect_cnt0[40]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(sect_cnt0[41]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(sect_cnt0[42]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(sect_cnt0[43]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(sect_cnt0[44]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(sect_cnt0[45]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(sect_cnt0[46]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(sect_cnt0[47]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(sect_cnt0[48]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(sect_cnt0[49]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(sect_cnt0[50]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[51] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[1] [0]),
        .O(\start_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_reg[11] ));
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    \state[1]_i_2 
       (.I0(p_13_in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    \ap_CS_fsm_reg[19] ,
    ap_NS_fsm,
    \ap_CS_fsm_reg[11] ,
    dout,
    SR,
    ap_clk,
    Q,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    gmem_RREADY,
    push,
    din);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output \ap_CS_fsm_reg[19] ;
  output [5:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[11] ;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [7:0]Q;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input gmem_RREADY;
  input push;
  input [33:0]din;

  wire [7:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[19] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1_n_3;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2__0_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1__2_n_3 ;
  wire \mOutPtr[4]_i_1_n_3 ;
  wire \mOutPtr[5]_i_1_n_3 ;
  wire \mOutPtr[5]_i_2_n_3 ;
  wire \mOutPtr[6]_i_1_n_3 ;
  wire \mOutPtr[7]_i_1_n_3 ;
  wire \mOutPtr[7]_i_2_n_3 ;
  wire \mOutPtr[8]_i_1_n_3 ;
  wire \mOutPtr[8]_i_2_n_3 ;
  wire \mOutPtr[8]_i_3_n_3 ;
  wire \mOutPtr[8]_i_5_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire \mOutPtr_reg_n_3_[5] ;
  wire \mOutPtr_reg_n_3_[6] ;
  wire \mOutPtr_reg_n_3_[7] ;
  wire \mOutPtr_reg_n_3_[8] ;
  wire pop;
  wire push;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_n_3_[3] ;
  wire \raddr_reg_n_3_[4] ;
  wire \raddr_reg_n_3_[5] ;
  wire \raddr_reg_n_3_[6] ;
  wire \raddr_reg_n_3_[7] ;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[1]_i_2_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[3]_i_2_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[7]_i_1_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({Q[7],Q[5],Q[3:1]}),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .gmem_RREADY(gmem_RREADY),
        .mem_reg_0(dout_vld_reg_0),
        .mem_reg_1(empty_n_reg_n_3),
        .mem_reg_2({\waddr_reg_n_3_[7] ,\waddr_reg_n_3_[6] ,\waddr_reg_n_3_[5] ,\waddr_reg_n_3_[4] ,\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .pop(pop),
        .push(push),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_3_[2] ),
        .\raddr_reg_reg[2]_1 (\raddr_reg_n_3_[1] ),
        .\raddr_reg_reg[2]_2 (\raddr_reg_n_3_[0] ),
        .\raddr_reg_reg[2]_3 (\raddr_reg_n_3_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_3_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_3_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_3_[7] ),
        .\raddr_reg_reg[6]_1 (\raddr_reg_n_3_[6] ),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(dout_vld_reg_0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[4]),
        .I1(dout_vld_reg_0),
        .I2(Q[5]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q[5]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(Q[6]),
        .I1(dout_vld_reg_0),
        .I2(Q[7]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q[7]),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg_0),
        .I2(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1
       (.I0(dout_vld_reg_0),
        .I1(gmem_RREADY),
        .I2(empty_n_reg_n_3),
        .O(dout_vld_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[4] ),
        .I3(empty_n_i_3_n_3),
        .O(empty_n_i_2__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr_reg_n_3_[5] ),
        .I2(\mOutPtr_reg_n_3_[3] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[7] ),
        .I5(\mOutPtr_reg_n_3_[8] ),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_3),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[5] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(full_n_i_3__0_n_3),
        .O(full_n_i_2__0_n_3));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_3_[7] ),
        .I1(\mOutPtr_reg_n_3_[6] ),
        .I2(\mOutPtr_reg_n_3_[8] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(mOutPtr18_out),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr[7]_i_2_n_3 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[5]_i_2_n_3 ),
        .O(\mOutPtr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h55A9AAA9)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr[7]_i_2_n_3 ),
        .I2(\mOutPtr_reg_n_3_[5] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_3 ),
        .O(\mOutPtr[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7878F0F07878F0C3)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_5_n_3 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_3_[7] ),
        .I3(\mOutPtr_reg_n_3_[5] ),
        .I4(\mOutPtr_reg_n_3_[6] ),
        .I5(\mOutPtr[7]_i_2_n_3 ),
        .O(\mOutPtr[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h669AAA9AAA9AAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_3_[8] ),
        .I1(\mOutPtr_reg_n_3_[7] ),
        .I2(\mOutPtr[8]_i_3_n_3 ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[6] ),
        .I5(\mOutPtr[8]_i_5_n_3 ),
        .O(\mOutPtr[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr[7]_i_2_n_3 ),
        .I1(\mOutPtr_reg_n_3_[6] ),
        .I2(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00808888)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(gmem_RREADY),
        .I4(empty_n_reg_n_3),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[4]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[5]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[6]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[7]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[8]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_3_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\waddr[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr[3]_i_2_n_3 ),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr[3]_i_2_n_3 ),
        .O(\waddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[1] ),
        .O(\waddr[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_3_[7] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr[7]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\waddr[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_3_[7] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr[7]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\waddr[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr[7]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\waddr[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[1] ),
        .O(\waddr[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[7] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_load
   (full_n_reg,
    dout_vld_reg,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
    full_n_reg_0,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
    full_n_reg_1,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
    full_n_reg_2,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[21] ,
    full_n_reg_3,
    full_n_reg_4,
    \ap_CS_fsm_reg[2] ,
    ap_NS_fsm,
    D,
    dout,
    SR,
    ap_clk,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg,
    ap_enable_reg_pp0_iter1_0,
    ap_enable_reg_pp0_iter8_1,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg,
    ap_enable_reg_pp0_iter1_2,
    ap_enable_reg_pp0_iter8_3,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY,
    Q,
    \dout_reg[61] ,
    \dout_reg[60] ,
    \dout_reg[53] ,
    \dout_reg[51] ,
    \dout_reg[47] ,
    \dout_reg[43] ,
    \dout_reg[42] ,
    \dout_reg[41] ,
    \dout_reg[39] ,
    \dout_reg[36] ,
    \dout_reg[35] ,
    \dout_reg[34] ,
    \dout_reg[29] ,
    \dout_reg[28] ,
    \dout_reg[21] ,
    \dout_reg[17] ,
    \dout_reg[15] ,
    \dout_reg[12] ,
    \dout_reg[11] ,
    \dout_reg[10] ,
    \dout_reg[9] ,
    \dout_reg[7] ,
    \dout_reg[4] ,
    \dout_reg[0] ,
    \dout_reg[1] ,
    \dout_reg[2] ,
    \dout_reg[3] ,
    \dout_reg[5] ,
    \dout_reg[6] ,
    \dout_reg[8] ,
    \dout_reg[13] ,
    \dout_reg[14] ,
    \dout_reg[16] ,
    \dout_reg[18] ,
    \dout_reg[19] ,
    \dout_reg[20] ,
    \dout_reg[22] ,
    \dout_reg[23] ,
    \dout_reg[24] ,
    \dout_reg[25] ,
    \dout_reg[26] ,
    \dout_reg[27] ,
    \dout_reg[30] ,
    \dout_reg[31] ,
    \dout_reg[32] ,
    \dout_reg[33] ,
    \dout_reg[37] ,
    \dout_reg[38] ,
    \dout_reg[40] ,
    \dout_reg[44] ,
    \dout_reg[45] ,
    \dout_reg[46] ,
    \dout_reg[48] ,
    \dout_reg[49] ,
    \dout_reg[50] ,
    \dout_reg[52] ,
    \dout_reg[54] ,
    \dout_reg[55] ,
    \dout_reg[56] ,
    \dout_reg[57] ,
    \dout_reg[58] ,
    \dout_reg[59] ,
    gmem_addr_2_reg_482,
    gmem_addr_1_reg_476,
    gmem_addr_reg_470,
    ap_rst_n,
    \mOutPtr_reg[0] ,
    ARREADY_Dummy,
    E,
    \dout_reg[64] ,
    push,
    din);
  output full_n_reg;
  output dout_vld_reg;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  output full_n_reg_0;
  output grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  output full_n_reg_1;
  output grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  output full_n_reg_2;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[21] ;
  output full_n_reg_3;
  output full_n_reg_4;
  output \ap_CS_fsm_reg[2] ;
  output [5:0]ap_NS_fsm;
  output [63:0]D;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter8;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  input ap_enable_reg_pp0_iter1_0;
  input ap_enable_reg_pp0_iter8_1;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  input ap_enable_reg_pp0_iter1_2;
  input ap_enable_reg_pp0_iter8_3;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  input [14:0]Q;
  input \dout_reg[61] ;
  input \dout_reg[60] ;
  input \dout_reg[53] ;
  input \dout_reg[51] ;
  input \dout_reg[47] ;
  input \dout_reg[43] ;
  input \dout_reg[42] ;
  input \dout_reg[41] ;
  input \dout_reg[39] ;
  input \dout_reg[36] ;
  input \dout_reg[35] ;
  input \dout_reg[34] ;
  input \dout_reg[29] ;
  input \dout_reg[28] ;
  input \dout_reg[21] ;
  input \dout_reg[17] ;
  input \dout_reg[15] ;
  input \dout_reg[12] ;
  input \dout_reg[11] ;
  input \dout_reg[10] ;
  input \dout_reg[9] ;
  input \dout_reg[7] ;
  input \dout_reg[4] ;
  input \dout_reg[0] ;
  input \dout_reg[1] ;
  input \dout_reg[2] ;
  input \dout_reg[3] ;
  input \dout_reg[5] ;
  input \dout_reg[6] ;
  input \dout_reg[8] ;
  input \dout_reg[13] ;
  input \dout_reg[14] ;
  input \dout_reg[16] ;
  input \dout_reg[18] ;
  input \dout_reg[19] ;
  input \dout_reg[20] ;
  input \dout_reg[22] ;
  input \dout_reg[23] ;
  input \dout_reg[24] ;
  input \dout_reg[25] ;
  input \dout_reg[26] ;
  input \dout_reg[27] ;
  input \dout_reg[30] ;
  input \dout_reg[31] ;
  input \dout_reg[32] ;
  input \dout_reg[33] ;
  input \dout_reg[37] ;
  input \dout_reg[38] ;
  input \dout_reg[40] ;
  input \dout_reg[44] ;
  input \dout_reg[45] ;
  input \dout_reg[46] ;
  input \dout_reg[48] ;
  input \dout_reg[49] ;
  input \dout_reg[50] ;
  input \dout_reg[52] ;
  input \dout_reg[54] ;
  input \dout_reg[55] ;
  input \dout_reg[56] ;
  input \dout_reg[57] ;
  input \dout_reg[58] ;
  input \dout_reg[59] ;
  input [61:0]gmem_addr_2_reg_482;
  input [61:0]gmem_addr_1_reg_476;
  input [61:0]gmem_addr_reg_470;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[0] ;
  input ARREADY_Dummy;
  input [0:0]E;
  input \dout_reg[64] ;
  input push;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_1;
  wire ap_enable_reg_pp0_iter8_3;
  wire ap_rst_n;
  wire buff_rdata_n_5;
  wire burst_ready;
  wire [33:0]din;
  wire [31:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire \dout_reg[33] ;
  wire \dout_reg[34] ;
  wire \dout_reg[35] ;
  wire \dout_reg[36] ;
  wire \dout_reg[37] ;
  wire \dout_reg[38] ;
  wire \dout_reg[39] ;
  wire \dout_reg[3] ;
  wire \dout_reg[40] ;
  wire \dout_reg[41] ;
  wire \dout_reg[42] ;
  wire \dout_reg[43] ;
  wire \dout_reg[44] ;
  wire \dout_reg[45] ;
  wire \dout_reg[46] ;
  wire \dout_reg[47] ;
  wire \dout_reg[48] ;
  wire \dout_reg[49] ;
  wire \dout_reg[4] ;
  wire \dout_reg[50] ;
  wire \dout_reg[51] ;
  wire \dout_reg[52] ;
  wire \dout_reg[53] ;
  wire \dout_reg[54] ;
  wire \dout_reg[55] ;
  wire \dout_reg[56] ;
  wire \dout_reg[57] ;
  wire \dout_reg[58] ;
  wire \dout_reg[59] ;
  wire \dout_reg[5] ;
  wire \dout_reg[60] ;
  wire \dout_reg[61] ;
  wire \dout_reg[64] ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire dout_vld_reg;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire gmem_RREADY;
  wire [61:0]gmem_addr_1_reg_476;
  wire [61:0]gmem_addr_2_reg_482;
  wire [61:0]gmem_addr_reg_470;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  wire [0:0]\mOutPtr_reg[0] ;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.Q({Q[14:13],Q[9:8],Q[6:3]}),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[19] (buff_rdata_n_5),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({burst_ready,dout}),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(RREADY_Dummy),
        .gmem_RREADY(gmem_RREADY),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(E),
        .Q({Q[12:10],Q[7],Q[2:0]}),
        .S(fifo_rreq_n_17),
        .SR(SR),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_2(ap_enable_reg_pp0_iter1_2),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_1(ap_enable_reg_pp0_iter8_1),
        .ap_enable_reg_pp0_iter8_3(ap_enable_reg_pp0_iter8_3),
        .ap_rst_n(ap_rst_n),
        .dout(burst_ready),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[10] (\dout_reg[10] ),
        .\dout_reg[11] (\dout_reg[11] ),
        .\dout_reg[12] (\dout_reg[12] ),
        .\dout_reg[13] (\dout_reg[13] ),
        .\dout_reg[14] (\dout_reg[14] ),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[16] (\dout_reg[16] ),
        .\dout_reg[17] (\dout_reg[17] ),
        .\dout_reg[18] (\dout_reg[18] ),
        .\dout_reg[19] (\dout_reg[19] ),
        .\dout_reg[1] (\dout_reg[1] ),
        .\dout_reg[20] (\dout_reg[20] ),
        .\dout_reg[21] (\dout_reg[21] ),
        .\dout_reg[22] (\dout_reg[22] ),
        .\dout_reg[23] (\dout_reg[23] ),
        .\dout_reg[24] (\dout_reg[24] ),
        .\dout_reg[25] (\dout_reg[25] ),
        .\dout_reg[26] (\dout_reg[26] ),
        .\dout_reg[27] (\dout_reg[27] ),
        .\dout_reg[28] (\dout_reg[28] ),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[2] (\dout_reg[2] ),
        .\dout_reg[30] (\dout_reg[30] ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[32] (\dout_reg[32] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .\dout_reg[34] (\dout_reg[34] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[37] (\dout_reg[37] ),
        .\dout_reg[38] (\dout_reg[38] ),
        .\dout_reg[39] (\dout_reg[39] ),
        .\dout_reg[3] (\dout_reg[3] ),
        .\dout_reg[40] (\dout_reg[40] ),
        .\dout_reg[41] (\dout_reg[41] ),
        .\dout_reg[42] (\dout_reg[42] ),
        .\dout_reg[43] (\dout_reg[43] ),
        .\dout_reg[44] (\dout_reg[44] ),
        .\dout_reg[45] (\dout_reg[45] ),
        .\dout_reg[46] (\dout_reg[46] ),
        .\dout_reg[47] (\dout_reg[47] ),
        .\dout_reg[48] (\dout_reg[48] ),
        .\dout_reg[49] (\dout_reg[49] ),
        .\dout_reg[4] (\dout_reg[4] ),
        .\dout_reg[50] (\dout_reg[50] ),
        .\dout_reg[51] (\dout_reg[51] ),
        .\dout_reg[52] (\dout_reg[52] ),
        .\dout_reg[53] (\dout_reg[53] ),
        .\dout_reg[54] (\dout_reg[54] ),
        .\dout_reg[55] (\dout_reg[55] ),
        .\dout_reg[56] (\dout_reg[56] ),
        .\dout_reg[57] (\dout_reg[57] ),
        .\dout_reg[58] (\dout_reg[58] ),
        .\dout_reg[59] (\dout_reg[59] ),
        .\dout_reg[5] (\dout_reg[5] ),
        .\dout_reg[60] (\dout_reg[60] ),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[64] ({rreq_len,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80}),
        .\dout_reg[64]_0 (fifo_rreq_n_81),
        .\dout_reg[64]_1 (\dout_reg[64] ),
        .\dout_reg[6] (\dout_reg[6] ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\dout_reg[8] (\dout_reg[8] ),
        .\dout_reg[9] (\dout_reg[9] ),
        .dout_vld_reg_0(next_rreq),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .full_n_reg_3(full_n_reg_2),
        .full_n_reg_4(full_n_reg_3),
        .full_n_reg_5(full_n_reg_4),
        .gmem_RREADY(gmem_RREADY),
        .gmem_addr_1_reg_476(gmem_addr_1_reg_476),
        .gmem_addr_2_reg_482(gmem_addr_2_reg_482),
        .gmem_addr_reg_470(gmem_addr_reg_470),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1),
        .grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg),
        .grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_RREADY),
        .grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1),
        .ram_reg(dout_vld_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(\ap_CS_fsm_reg[11] ),
        .ready_for_outstanding_reg_0(buff_rdata_n_5),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_5,tmp_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_17,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(D[63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_81),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_mem__parameterized0
   (\ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[11] ,
    pop,
    rnext,
    dout,
    Q,
    mem_reg_0,
    ap_rst_n,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[2]_1 ,
    \raddr_reg_reg[2]_2 ,
    \raddr_reg_reg[2]_3 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[6]_1 ,
    mem_reg_1,
    gmem_RREADY,
    ap_clk,
    SR,
    mem_reg_2,
    din,
    push);
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[11] ;
  output pop;
  output [7:0]rnext;
  output [32:0]dout;
  input [4:0]Q;
  input mem_reg_0;
  input ap_rst_n;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[2]_1 ;
  input \raddr_reg_reg[2]_2 ;
  input \raddr_reg_reg[2]_3 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[6]_1 ;
  input mem_reg_1;
  input gmem_RREADY;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_2;
  input [33:0]din;
  input push;

  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire gmem_RREADY;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_1_n_3;
  wire mem_reg_n_36;
  wire pop;
  wire push;
  wire [7:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_3 ;
  wire \raddr_reg[7]_i_2_n_3 ;
  wire \raddr_reg[7]_i_3_n_3 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[2]_1 ;
  wire \raddr_reg_reg[2]_2 ;
  wire \raddr_reg_reg[2]_3 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[6]_1 ;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT4 #(
    .INIT(16'hF0E0)) 
    dout_vld_i_6
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(mem_reg_0),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[19] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_36}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_3),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_3));
  LUT3 #(
    .INIT(8'h8A)) 
    mem_reg_i_4
       (.I0(mem_reg_1),
        .I1(gmem_RREADY),
        .I2(mem_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h4A5A5A5A5A5A5A5A)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg_reg[2]_2 ),
        .I1(\raddr_reg[5]_i_2_n_3 ),
        .I2(pop),
        .I3(\raddr_reg_reg[2]_3 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[2]_1 ),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h00FFF7FFFF000000)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[2]_3 ),
        .I2(\raddr_reg[5]_i_2_n_3 ),
        .I3(pop),
        .I4(\raddr_reg_reg[2]_2 ),
        .I5(\raddr_reg_reg[2]_1 ),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h6AAA6AAA6A2A6AAA)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[2]_1 ),
        .I2(pop),
        .I3(\raddr_reg_reg[2]_2 ),
        .I4(\raddr_reg_reg[2]_3 ),
        .I5(\raddr_reg[5]_i_2_n_3 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h3CCCCCCC8CCCCCCC)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_3 ),
        .I1(\raddr_reg_reg[2]_3 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg_reg[2]_1 ),
        .I4(pop),
        .I5(\raddr_reg_reg[2]_2 ),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h3BFFC000)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_3 ),
        .I1(\raddr_reg[7]_i_3_n_3 ),
        .I2(\raddr_reg_reg[2]_2 ),
        .I3(pop),
        .I4(\raddr_reg_reg[4]_0 ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAA62AAA2AA)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg[7]_i_3_n_3 ),
        .I2(\raddr_reg_reg[2]_2 ),
        .I3(pop),
        .I4(\raddr_reg_reg[4]_0 ),
        .I5(\raddr_reg[5]_i_2_n_3 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[4]_0 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg_reg[6]_1 ),
        .O(\raddr_reg[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF5FFF7F00800080)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg_reg[2]_2 ),
        .I2(\raddr_reg[7]_i_3_n_3 ),
        .I3(\raddr_reg[7]_i_2_n_3 ),
        .I4(\raddr_reg_reg[6]_0 ),
        .I5(\raddr_reg_reg[6]_1 ),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hF038F0F0F0F0F0F0)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg_reg[2]_2 ),
        .I1(\raddr_reg_reg[6]_1 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_2_n_3 ),
        .I4(pop),
        .I5(\raddr_reg[7]_i_3_n_3 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .O(\raddr_reg[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[2]_3 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[2]_1 ),
        .O(\raddr_reg[7]_i_3_n_3 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_read
   (SR,
    ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARADDR,
    Q,
    push,
    \data_p1_reg[32] ,
    \state_reg[0] ,
    din,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] );
  output [0:0]SR;
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]Q;
  output push;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_3 ;
  wire \end_addr[13]_i_3_n_3 ;
  wire \end_addr[13]_i_4_n_3 ;
  wire \end_addr[13]_i_5_n_3 ;
  wire \end_addr[17]_i_2_n_3 ;
  wire \end_addr[17]_i_3_n_3 ;
  wire \end_addr[17]_i_4_n_3 ;
  wire \end_addr[17]_i_5_n_3 ;
  wire \end_addr[21]_i_2_n_3 ;
  wire \end_addr[21]_i_3_n_3 ;
  wire \end_addr[21]_i_4_n_3 ;
  wire \end_addr[21]_i_5_n_3 ;
  wire \end_addr[25]_i_2_n_3 ;
  wire \end_addr[25]_i_3_n_3 ;
  wire \end_addr[25]_i_4_n_3 ;
  wire \end_addr[25]_i_5_n_3 ;
  wire \end_addr[29]_i_2_n_3 ;
  wire \end_addr[29]_i_3_n_3 ;
  wire \end_addr[29]_i_4_n_3 ;
  wire \end_addr[29]_i_5_n_3 ;
  wire \end_addr[33]_i_2_n_3 ;
  wire \end_addr[33]_i_3_n_3 ;
  wire \end_addr[5]_i_2_n_3 ;
  wire \end_addr[5]_i_3_n_3 ;
  wire \end_addr[5]_i_4_n_3 ;
  wire \end_addr[5]_i_5_n_3 ;
  wire \end_addr[9]_i_2_n_3 ;
  wire \end_addr[9]_i_3_n_3 ;
  wire \end_addr[9]_i_4_n_3 ;
  wire \end_addr[9]_i_5_n_3 ;
  wire \end_addr_reg_n_3_[10] ;
  wire \end_addr_reg_n_3_[11] ;
  wire \end_addr_reg_n_3_[2] ;
  wire \end_addr_reg_n_3_[3] ;
  wire \end_addr_reg_n_3_[4] ;
  wire \end_addr_reg_n_3_[5] ;
  wire \end_addr_reg_n_3_[6] ;
  wire \end_addr_reg_n_3_[7] ;
  wire \end_addr_reg_n_3_[8] ;
  wire \end_addr_reg_n_3_[9] ;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire fifo_burst_n_6;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_54;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_56;
  wire fifo_rctl_n_57;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_77;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_i_4_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1_n_3;
  wire first_sect_carry__1_i_2_n_3;
  wire first_sect_carry__1_i_3_n_3;
  wire first_sect_carry__1_i_4_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1_n_3;
  wire first_sect_carry__2_i_2_n_3;
  wire first_sect_carry__2_i_3_n_3;
  wire first_sect_carry__2_i_4_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1_n_3;
  wire first_sect_carry__3_i_2_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire last_sect;
  wire last_sect_buf_reg_n_3;
  wire last_sect_carry__0_i_1_n_3;
  wire last_sect_carry__0_i_2_n_3;
  wire last_sect_carry__0_i_3_n_3;
  wire last_sect_carry__0_i_4_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1_n_3;
  wire last_sect_carry__1_i_2_n_3;
  wire last_sect_carry__1_i_3_n_3;
  wire last_sect_carry__1_i_4_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1_n_3;
  wire last_sect_carry__2_i_2_n_3;
  wire last_sect_carry__2_i_3_n_3;
  wire last_sect_carry__2_i_4_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1_n_3;
  wire last_sect_carry_i_2_n_3;
  wire last_sect_carry_i_3_n_3;
  wire last_sect_carry_i_4_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_13_in;
  wire p_14_in;
  wire [2:2]p_1_in;
  wire push;
  wire rreq_handling_reg_n_3;
  wire rreq_valid;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_14;
  wire rs_rreq_n_15;
  wire rs_rreq_n_16;
  wire rs_rreq_n_17;
  wire rs_rreq_n_18;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_9),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_77),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_10),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_11),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_12),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_14),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_78),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_61),
        .I1(rs_rreq_n_9),
        .O(\end_addr[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_62),
        .I1(rs_rreq_n_9),
        .O(\end_addr[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_63),
        .I1(rs_rreq_n_9),
        .O(\end_addr[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_64),
        .I1(rs_rreq_n_9),
        .O(\end_addr[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_57),
        .I1(rs_rreq_n_9),
        .O(\end_addr[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_58),
        .I1(rs_rreq_n_9),
        .O(\end_addr[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_59),
        .I1(rs_rreq_n_9),
        .O(\end_addr[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_60),
        .I1(rs_rreq_n_9),
        .O(\end_addr[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_53),
        .I1(rs_rreq_n_9),
        .O(\end_addr[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_54),
        .I1(rs_rreq_n_9),
        .O(\end_addr[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_55),
        .I1(rs_rreq_n_9),
        .O(\end_addr[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_56),
        .I1(rs_rreq_n_9),
        .O(\end_addr[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_49),
        .I1(rs_rreq_n_9),
        .O(\end_addr[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_50),
        .I1(rs_rreq_n_9),
        .O(\end_addr[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_51),
        .I1(rs_rreq_n_9),
        .O(\end_addr[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_52),
        .I1(rs_rreq_n_9),
        .O(\end_addr[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_45),
        .I1(rs_rreq_n_9),
        .O(\end_addr[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_46),
        .I1(rs_rreq_n_9),
        .O(\end_addr[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_47),
        .I1(rs_rreq_n_9),
        .O(\end_addr[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_48),
        .I1(rs_rreq_n_9),
        .O(\end_addr[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_43),
        .I1(rs_rreq_n_9),
        .O(\end_addr[33]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_44),
        .I1(rs_rreq_n_9),
        .O(\end_addr[33]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_69),
        .I1(rs_rreq_n_9),
        .O(\end_addr[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_70),
        .I1(rs_rreq_n_9),
        .O(\end_addr[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_71),
        .I1(rs_rreq_n_9),
        .O(\end_addr[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_72),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_65),
        .I1(rs_rreq_n_9),
        .O(\end_addr[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_66),
        .I1(rs_rreq_n_9),
        .O(\end_addr[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_67),
        .I1(rs_rreq_n_9),
        .O(\end_addr[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_68),
        .I1(rs_rreq_n_9),
        .O(\end_addr[9]_i_5_n_3 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_127),
        .Q(\end_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_126),
        .Q(\end_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_120),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_119),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_118),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_117),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_116),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_115),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_114),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_113),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_112),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_111),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_110),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_109),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_108),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_135),
        .Q(\end_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_107),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_106),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_105),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_104),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_103),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_102),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_101),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_100),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_99),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_98),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_134),
        .Q(\end_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_97),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_96),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_95),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_94),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_93),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_92),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_91),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_90),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_89),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_88),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_133),
        .Q(\end_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_87),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_86),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_85),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_84),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_83),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_82),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_81),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_80),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_79),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_78),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_132),
        .Q(\end_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_77),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_76),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_75),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_74),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_131),
        .Q(\end_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_130),
        .Q(\end_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_129),
        .Q(\end_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_128),
        .Q(\end_addr_reg_n_3_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1 fifo_burst
       (.Q(\data_p1_reg[32] [32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .\dout_reg[0]_0 (last_sect_buf_reg_n_3),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\dout_reg[0]_2 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .\mOutPtr_reg[0]_0 (push),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .\sect_len_buf_reg[4] (fifo_burst_n_6),
        .\sect_len_buf_reg[7] (fifo_burst_n_4),
        .\sect_len_buf_reg[7]_0 (fifo_burst_n_5),
        .\state[1]_i_2 ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] }),
        .\state[1]_i_2_0 (\could_multi_bursts.loop_cnt_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_fifo__parameterized1_14 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53,fifo_rctl_n_54,fifo_rctl_n_55,fifo_rctl_n_56,fifo_rctl_n_57,fifo_rctl_n_58,fifo_rctl_n_59,fifo_rctl_n_60,fifo_rctl_n_61,fifo_rctl_n_62,fifo_rctl_n_63,fifo_rctl_n_64,fifo_rctl_n_65,fifo_rctl_n_66,fifo_rctl_n_67,fifo_rctl_n_68,fifo_rctl_n_69,fifo_rctl_n_70,fifo_rctl_n_71,fifo_rctl_n_72,fifo_rctl_n_73,fifo_rctl_n_74,fifo_rctl_n_75}),
        .E(p_14_in),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_4),
        .ap_rst_n_1(fifo_rctl_n_7),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_burst_n_6),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (fifo_burst_n_5),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_5),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_rctl_n_9),
        .\could_multi_bursts.sect_handling_reg_1 (rreq_handling_reg_n_3),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_4),
        .fifo_rctl_ready(fifo_rctl_ready),
        .full_n_reg_0(fifo_rctl_n_10),
        .full_n_reg_1(fifo_rctl_n_11),
        .full_n_reg_2(fifo_rctl_n_12),
        .full_n_reg_3(fifo_rctl_n_13),
        .full_n_reg_4(fifo_rctl_n_14),
        .full_n_reg_5(fifo_rctl_n_77),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(fifo_rctl_n_78),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[51] ({rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61}),
        .\sect_len_buf_reg[1] ({beat_len[9],beat_len[0]}),
        .\sect_len_buf_reg[9] ({\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_reg_n_3_[11] ,\end_addr_reg_n_3_[10] ,\end_addr_reg_n_3_[9] ,\end_addr_reg_n_3_[8] ,\end_addr_reg_n_3_[7] ,\end_addr_reg_n_3_[6] ,\end_addr_reg_n_3_[5] ,\end_addr_reg_n_3_[4] ,\end_addr_reg_n_3_[3] ,\end_addr_reg_n_3_[2] }),
        .\start_addr_reg[10] (fifo_rctl_n_23),
        .\start_addr_reg[11] (fifo_rctl_n_24),
        .\start_addr_reg[2] (fifo_rctl_n_15),
        .\start_addr_reg[3] (fifo_rctl_n_16),
        .\start_addr_reg[4] (fifo_rctl_n_17),
        .\start_addr_reg[5] (fifo_rctl_n_18),
        .\start_addr_reg[6] (fifo_rctl_n_19),
        .\start_addr_reg[7] (fifo_rctl_n_20),
        .\start_addr_reg[8] (fifo_rctl_n_21),
        .\start_addr_reg[9] (fifo_rctl_n_22));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3,first_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_3_[23] ),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_3_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[20] ),
        .I1(p_0_in_0[20]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in_0[18]),
        .I4(p_0_in_0[19]),
        .I5(\sect_cnt_reg_n_3_[19] ),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_0[15]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[12] ),
        .I1(p_0_in_0[12]),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .I3(p_0_in_0[13]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_3_[14] ),
        .O(first_sect_carry__0_i_4_n_3));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_3,first_sect_carry__1_i_2_n_3,first_sect_carry__1_i_3_n_3,first_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[34]),
        .I1(\sect_cnt_reg_n_3_[34] ),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .I3(p_0_in_0[35]),
        .I4(\sect_cnt_reg_n_3_[33] ),
        .I5(p_0_in_0[33]),
        .O(first_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_3_[32] ),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_3_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_3_[29] ),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_3_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_3_[26] ),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_3_[25] ),
        .I5(p_0_in_0[25]),
        .O(first_sect_carry__1_i_4_n_3));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_3,first_sect_carry__2_i_2_n_3,first_sect_carry__2_i_3_n_3,first_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_3_[47] ),
        .O(first_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[42] ),
        .I1(p_0_in_0[42]),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .I3(p_0_in_0[43]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(first_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(p_0_in_0[41]),
        .I1(\sect_cnt_reg_n_3_[41] ),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_3_[40] ),
        .I5(p_0_in_0[40]),
        .O(first_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(p_0_in_0[38]),
        .I1(\sect_cnt_reg_n_3_[38] ),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_3_[37] ),
        .I5(p_0_in_0[37]),
        .O(first_sect_carry__2_i_4_n_3));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_3,first_sect_carry__3_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_3_[50] ),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_3_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[8]),
        .I1(\sect_cnt_reg_n_3_[8] ),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_3_[7] ),
        .I5(p_0_in_0[7]),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_3_[5] ),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_3_[4] ),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_3_[2] ),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_3_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_3));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_3),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_3,last_sect_carry_i_2_n_3,last_sect_carry_i_3_n_3,last_sect_carry_i_4_n_3}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_3,last_sect_carry__0_i_2_n_3,last_sect_carry__0_i_3_n_3,last_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_3_[23] ),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_3_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[18] ),
        .I1(p_0_in0_in[18]),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_3_[20] ),
        .O(last_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[17] ),
        .I1(p_0_in0_in[17]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[16]),
        .I5(\sect_cnt_reg_n_3_[16] ),
        .O(last_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[14] ),
        .I1(p_0_in0_in[14]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_3_[13] ),
        .O(last_sect_carry__0_i_4_n_3));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_3,last_sect_carry__1_i_2_n_3,last_sect_carry__1_i_3_n_3,last_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[34]),
        .I1(\sect_cnt_reg_n_3_[34] ),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .I3(p_0_in0_in[35]),
        .I4(\sect_cnt_reg_n_3_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_3_[32] ),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_3_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_3_[29] ),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_3_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_3_[26] ),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .I3(p_0_in0_in[25]),
        .I4(\sect_cnt_reg_n_3_[24] ),
        .I5(p_0_in0_in[24]),
        .O(last_sect_carry__1_i_4_n_3));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_3,last_sect_carry__2_i_2_n_3,last_sect_carry__2_i_3_n_3,last_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_3_[46] ),
        .O(last_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[44] ),
        .I1(p_0_in0_in[44]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_3_[43] ),
        .O(last_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[41]),
        .I1(\sect_cnt_reg_n_3_[41] ),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_3_[40] ),
        .I5(p_0_in0_in[40]),
        .O(last_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(p_0_in0_in[38]),
        .I1(\sect_cnt_reg_n_3_[38] ),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(\sect_cnt_reg_n_3_[36] ),
        .I5(p_0_in0_in[36]),
        .O(last_sect_carry__2_i_4_n_3));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_6,rs_rreq_n_7}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[11] ),
        .I1(p_0_in0_in[11]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[10]),
        .I5(\sect_cnt_reg_n_3_[10] ),
        .O(last_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[8]),
        .I1(\sect_cnt_reg_n_3_[8] ),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_3_[7] ),
        .I5(p_0_in0_in[7]),
        .O(last_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_3_[5] ),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_3_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_3_[2] ),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_3_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_3));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rreq_n_136),
        .Q(rreq_handling_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .CO(last_sect),
        .D(rs_rreq_n_8),
        .E(rs_rreq_n_4),
        .Q(rreq_valid),
        .S({rs_rreq_n_6,rs_rreq_n_7}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_9,p_1_in,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72}),
        .\data_p2_reg[67]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_3 ,\end_addr[13]_i_3_n_3 ,\end_addr[13]_i_4_n_3 ,\end_addr[13]_i_5_n_3 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_3 ,\end_addr[17]_i_3_n_3 ,\end_addr[17]_i_4_n_3 ,\end_addr[17]_i_5_n_3 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_3 ,\end_addr[21]_i_3_n_3 ,\end_addr[21]_i_4_n_3 ,\end_addr[21]_i_5_n_3 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_3 ,\end_addr[25]_i_3_n_3 ,\end_addr[25]_i_4_n_3 ,\end_addr[25]_i_5_n_3 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_3 ,\end_addr[29]_i_3_n_3 ,\end_addr[29]_i_4_n_3 ,\end_addr[29]_i_5_n_3 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_3 ,\end_addr[33]_i_3_n_3 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_3 ,\end_addr[5]_i_3_n_3 ,\end_addr[5]_i_4_n_3 ,\end_addr[5]_i_5_n_3 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_3 ,\end_addr[9]_i_3_n_3 ,\end_addr[9]_i_4_n_3 ,\end_addr[9]_i_5_n_3 }),
        .last_sect_buf_reg(p_0_in0_in[51:48]),
        .last_sect_buf_reg_0({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[0] }),
        .rreq_handling_reg(rs_rreq_n_73),
        .rreq_handling_reg_0(rs_rreq_n_136),
        .rreq_handling_reg_1(rreq_handling_reg_n_3),
        .rreq_handling_reg_2(fifo_rctl_n_5),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .s_ready_t_reg_1(fifo_rctl_n_6));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_66),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_65),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_64),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_63),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_62),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_61),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_60),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_59),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_58),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_57),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_75),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_56),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_55),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_54),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_74),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_73),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_72),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_71),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_70),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_69),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_68),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_73),
        .D(fifo_rctl_n_67),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_24),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_64),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_63),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_62),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_61),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_60),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_59),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_58),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_57),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_56),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_55),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_54),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_53),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_52),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_51),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_50),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_49),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_48),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_47),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_46),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_45),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_72),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_44),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_43),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_42),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_41),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_40),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_39),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_38),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_37),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_36),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_35),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_71),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_34),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_33),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_32),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_31),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_30),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_29),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_28),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_27),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_26),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_25),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_70),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_24),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_23),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_22),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_21),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_20),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_19),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_18),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_17),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_16),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_15),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_69),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_14),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_13),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_12),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_11),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_68),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_67),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_66),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_4),
        .D(rs_rreq_n_65),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    E,
    Q,
    S,
    D,
    \data_p1_reg[95]_0 ,
    rreq_handling_reg,
    \data_p1_reg[63]_0 ,
    rreq_handling_reg_0,
    SR,
    ap_clk,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    CO,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    ARVALID_Dummy,
    s_ready_t_reg_1,
    \data_p2_reg[67]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] );
  output s_ready_t_reg_0;
  output [0:0]E;
  output [0:0]Q;
  output [1:0]S;
  output [0:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output [0:0]rreq_handling_reg;
  output [61:0]\data_p1_reg[63]_0 ;
  output rreq_handling_reg_0;
  input [0:0]SR;
  input ap_clk;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input [0:0]CO;
  input [3:0]last_sect_buf_reg;
  input [4:0]last_sect_buf_reg_0;
  input ARVALID_Dummy;
  input s_ready_t_reg_1;
  input [63:0]\data_p2_reg[67]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;

  wire ARVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[36]_i_1_n_3 ;
  wire \data_p1[37]_i_1_n_3 ;
  wire \data_p1[38]_i_1_n_3 ;
  wire \data_p1[39]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[40]_i_1_n_3 ;
  wire \data_p1[41]_i_1_n_3 ;
  wire \data_p1[42]_i_1_n_3 ;
  wire \data_p1[43]_i_1_n_3 ;
  wire \data_p1[44]_i_1_n_3 ;
  wire \data_p1[45]_i_1_n_3 ;
  wire \data_p1[46]_i_1_n_3 ;
  wire \data_p1[47]_i_1_n_3 ;
  wire \data_p1[48]_i_1_n_3 ;
  wire \data_p1[49]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[50]_i_1_n_3 ;
  wire \data_p1[51]_i_1_n_3 ;
  wire \data_p1[52]_i_1_n_3 ;
  wire \data_p1[53]_i_1_n_3 ;
  wire \data_p1[54]_i_1_n_3 ;
  wire \data_p1[55]_i_1_n_3 ;
  wire \data_p1[56]_i_1_n_3 ;
  wire \data_p1[57]_i_1_n_3 ;
  wire \data_p1[58]_i_1_n_3 ;
  wire \data_p1[59]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[60]_i_1_n_3 ;
  wire \data_p1[61]_i_1_n_3 ;
  wire \data_p1[62]_i_1_n_3 ;
  wire \data_p1[63]_i_1_n_3 ;
  wire \data_p1[66]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[95]_i_2_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [67:2]data_p2;
  wire [63:0]\data_p2_reg[67]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire \end_addr_reg[13]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire \end_addr_reg[21]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire \end_addr_reg[29]_i_1_n_6 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[5]_i_1_n_4 ;
  wire \end_addr_reg[5]_i_1_n_5 ;
  wire \end_addr_reg[5]_i_1_n_6 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_6 ;
  wire \end_addr_reg[63]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire [3:0]last_sect_buf_reg;
  wire [4:0]last_sect_buf_reg_0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire s_ready_t_i_1__0_n_3;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [8]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [9]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [10]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [11]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [12]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [13]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [14]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [15]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [16]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [17]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [18]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [19]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [20]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [21]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [22]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [23]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [24]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [25]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [26]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [27]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [0]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [28]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [29]),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [30]),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [31]),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [32]),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [33]),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [34]),
        .O(\data_p1[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [35]),
        .O(\data_p1[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [36]),
        .O(\data_p1[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [37]),
        .O(\data_p1[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [1]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [38]),
        .O(\data_p1[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [39]),
        .O(\data_p1[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [40]),
        .O(\data_p1[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [41]),
        .O(\data_p1[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [42]),
        .O(\data_p1[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [43]),
        .O(\data_p1[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [44]),
        .O(\data_p1[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [45]),
        .O(\data_p1[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [46]),
        .O(\data_p1[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [47]),
        .O(\data_p1[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [2]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [48]),
        .O(\data_p1[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [49]),
        .O(\data_p1[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [50]),
        .O(\data_p1[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [51]),
        .O(\data_p1[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [52]),
        .O(\data_p1[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [53]),
        .O(\data_p1[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [54]),
        .O(\data_p1[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [55]),
        .O(\data_p1[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [56]),
        .O(\data_p1[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [57]),
        .O(\data_p1[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [3]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [58]),
        .O(\data_p1[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [59]),
        .O(\data_p1[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [60]),
        .O(\data_p1[62]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [61]),
        .O(\data_p1[63]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [62]),
        .O(\data_p1[66]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [4]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [5]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [6]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h1170)) 
    \data_p1[95]_i_1 
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [63]),
        .O(\data_p1[95]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [7]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_3 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_3 ),
        .CO({\end_addr_reg[13]_i_1_n_3 ,\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 ,\end_addr_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_3 ),
        .CO({\end_addr_reg[17]_i_1_n_3 ,\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_3 ),
        .CO({\end_addr_reg[21]_i_1_n_3 ,\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 ,\end_addr_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_3 ),
        .CO({\end_addr_reg[25]_i_1_n_3 ,\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_3 ),
        .CO({\end_addr_reg[29]_i_1_n_3 ,\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 ,\end_addr_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_3 ),
        .CO({\end_addr_reg[33]_i_1_n_3 ,\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_3 ),
        .CO({\end_addr_reg[37]_i_1_n_3 ,\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 ,\end_addr_reg[37]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_3 ),
        .CO({\end_addr_reg[41]_i_1_n_3 ,\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_3 ),
        .CO({\end_addr_reg[45]_i_1_n_3 ,\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 ,\end_addr_reg[45]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_3 ),
        .CO({\end_addr_reg[49]_i_1_n_3 ,\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_3 ),
        .CO({\end_addr_reg[53]_i_1_n_3 ,\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 ,\end_addr_reg[53]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_3 ),
        .CO({\end_addr_reg[57]_i_1_n_3 ,\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_3 ,\end_addr_reg[5]_i_1_n_4 ,\end_addr_reg[5]_i_1_n_5 ,\end_addr_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_3 ),
        .CO({\end_addr_reg[61]_i_1_n_3 ,\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 ,\end_addr_reg[61]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_3 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_3 ),
        .CO({\end_addr_reg[9]_i_1_n_3 ,\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg[3]),
        .I1(last_sect_buf_reg_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[3]),
        .I2(last_sect_buf_reg_0[2]),
        .I3(last_sect_buf_reg[1]),
        .I4(last_sect_buf_reg_0[1]),
        .I5(last_sect_buf_reg[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(Q),
        .I2(CO),
        .I3(rreq_handling_reg_2),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFF7F1155)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_1),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(E),
        .I2(last_sect_buf_reg_0[0]),
        .O(D));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1 
       (.I0(rreq_handling_reg_1),
        .I1(Q),
        .I2(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \start_addr[63]_i_1 
       (.I0(Q),
        .I1(rreq_handling_reg_1),
        .I2(rreq_handling_reg_2),
        .I3(CO),
        .O(E));
  LUT5 #(
    .INIT(32'hF7F7C000)) 
    \state[0]_i_1 
       (.I0(E),
        .I1(state),
        .I2(ARVALID_Dummy),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5D5DFF5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(ARVALID_Dummy),
        .I3(CO),
        .I4(rreq_handling_reg_2),
        .I5(rreq_handling_reg_1),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__1_n_3 ;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_3;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(m_axi_gmem_BREADY),
        .I1(m_axi_gmem_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__1_n_3 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_3 ),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_gmem_BVALID),
        .I1(m_axi_gmem_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(m_axi_gmem_BREADY),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[30]_i_1__0_n_3 ;
  wire \data_p1[31]_i_1__0_n_3 ;
  wire \data_p1[32]_i_2_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_1__0_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_i_1__1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[32]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[0] ),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[10] ),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[11] ),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[12] ),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[13] ),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[14] ),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[15] ),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[16] ),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[17] ),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[18] ),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[19] ),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[32]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[1] ),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[20] ),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[21] ),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[22] ),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[23] ),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[24] ),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[25] ),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[26] ),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[27] ),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[28] ),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[29] ),
        .O(\data_p1[29]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[2] ),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[30] ),
        .O(\data_p1[30]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[31] ),
        .O(\data_p1[31]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__0 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg[32]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[32] ),
        .O(\data_p1[32]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[3] ),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[4] ),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[5] ),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[6] ),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[7] ),
        .O(\data_p1[7]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[8] ),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[32]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[9] ),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_3 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl
   (full_n_reg,
    full_n_reg_0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[21] ,
    push,
    pop,
    S,
    \dout_reg[64]_0 ,
    \dout_reg[64]_1 ,
    \dout_reg[61]_0 ,
    \dout_reg[60]_0 ,
    \dout_reg[53]_0 ,
    \dout_reg[51]_0 ,
    \dout_reg[47]_0 ,
    \dout_reg[43]_0 ,
    \dout_reg[42]_0 ,
    \dout_reg[41]_0 ,
    \dout_reg[39]_0 ,
    \dout_reg[36]_0 ,
    \dout_reg[35]_0 ,
    \dout_reg[34]_0 ,
    \dout_reg[29]_0 ,
    \dout_reg[28]_0 ,
    \dout_reg[21]_0 ,
    \dout_reg[17]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[12]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[10]_0 ,
    \dout_reg[9]_0 ,
    \dout_reg[7]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[0]_0 ,
    \dout_reg[1]_0 ,
    \dout_reg[2]_0 ,
    \dout_reg[3]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[6]_0 ,
    \dout_reg[8]_0 ,
    \dout_reg[13]_0 ,
    \dout_reg[14]_0 ,
    \dout_reg[16]_0 ,
    \dout_reg[18]_0 ,
    \dout_reg[19]_0 ,
    \dout_reg[20]_0 ,
    \dout_reg[22]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[24]_0 ,
    \dout_reg[25]_0 ,
    \dout_reg[26]_0 ,
    \dout_reg[27]_0 ,
    \dout_reg[30]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[32]_0 ,
    \dout_reg[33]_0 ,
    \dout_reg[37]_0 ,
    \dout_reg[38]_0 ,
    \dout_reg[40]_0 ,
    \dout_reg[44]_0 ,
    \dout_reg[45]_0 ,
    \dout_reg[46]_0 ,
    \dout_reg[48]_0 ,
    \dout_reg[49]_0 ,
    \dout_reg[50]_0 ,
    \dout_reg[52]_0 ,
    \dout_reg[54]_0 ,
    \dout_reg[55]_0 ,
    \dout_reg[56]_0 ,
    \dout_reg[57]_0 ,
    \dout_reg[58]_0 ,
    \dout_reg[59]_0 ,
    Q,
    \ap_CS_fsm_reg[13] ,
    gmem_addr_2_reg_482,
    gmem_addr_1_reg_476,
    gmem_addr_reg_470,
    E,
    \dout_reg[64]_2 ,
    \dout_reg[0]_1 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[64]_3 ,
    \dout_reg[64]_4 ,
    ap_clk,
    SR);
  output full_n_reg;
  output full_n_reg_0;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[21] ;
  output push;
  output pop;
  output [0:0]S;
  output [62:0]\dout_reg[64]_0 ;
  output \dout_reg[64]_1 ;
  input \dout_reg[61]_0 ;
  input \dout_reg[60]_0 ;
  input \dout_reg[53]_0 ;
  input \dout_reg[51]_0 ;
  input \dout_reg[47]_0 ;
  input \dout_reg[43]_0 ;
  input \dout_reg[42]_0 ;
  input \dout_reg[41]_0 ;
  input \dout_reg[39]_0 ;
  input \dout_reg[36]_0 ;
  input \dout_reg[35]_0 ;
  input \dout_reg[34]_0 ;
  input \dout_reg[29]_0 ;
  input \dout_reg[28]_0 ;
  input \dout_reg[21]_0 ;
  input \dout_reg[17]_0 ;
  input \dout_reg[15]_0 ;
  input \dout_reg[12]_0 ;
  input \dout_reg[11]_0 ;
  input \dout_reg[10]_0 ;
  input \dout_reg[9]_0 ;
  input \dout_reg[7]_0 ;
  input \dout_reg[4]_0 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[1]_0 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[3]_0 ;
  input \dout_reg[5]_0 ;
  input \dout_reg[6]_0 ;
  input \dout_reg[8]_0 ;
  input \dout_reg[13]_0 ;
  input \dout_reg[14]_0 ;
  input \dout_reg[16]_0 ;
  input \dout_reg[18]_0 ;
  input \dout_reg[19]_0 ;
  input \dout_reg[20]_0 ;
  input \dout_reg[22]_0 ;
  input \dout_reg[23]_0 ;
  input \dout_reg[24]_0 ;
  input \dout_reg[25]_0 ;
  input \dout_reg[26]_0 ;
  input \dout_reg[27]_0 ;
  input \dout_reg[30]_0 ;
  input \dout_reg[31]_0 ;
  input \dout_reg[32]_0 ;
  input \dout_reg[33]_0 ;
  input \dout_reg[37]_0 ;
  input \dout_reg[38]_0 ;
  input \dout_reg[40]_0 ;
  input \dout_reg[44]_0 ;
  input \dout_reg[45]_0 ;
  input \dout_reg[46]_0 ;
  input \dout_reg[48]_0 ;
  input \dout_reg[49]_0 ;
  input \dout_reg[50]_0 ;
  input \dout_reg[52]_0 ;
  input \dout_reg[54]_0 ;
  input \dout_reg[55]_0 ;
  input \dout_reg[56]_0 ;
  input \dout_reg[57]_0 ;
  input \dout_reg[58]_0 ;
  input \dout_reg[59]_0 ;
  input [4:0]Q;
  input \ap_CS_fsm_reg[13] ;
  input [61:0]gmem_addr_2_reg_482;
  input [61:0]gmem_addr_1_reg_476;
  input [61:0]gmem_addr_reg_470;
  input [0:0]E;
  input \dout_reg[64]_2 ;
  input \dout_reg[0]_1 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[64]_3 ;
  input \dout_reg[64]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[10]_0 ;
  wire \dout_reg[11]_0 ;
  wire \dout_reg[12]_0 ;
  wire \dout_reg[13]_0 ;
  wire \dout_reg[14]_0 ;
  wire \dout_reg[15]_0 ;
  wire \dout_reg[16]_0 ;
  wire \dout_reg[17]_0 ;
  wire \dout_reg[18]_0 ;
  wire \dout_reg[19]_0 ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[20]_0 ;
  wire \dout_reg[21]_0 ;
  wire \dout_reg[22]_0 ;
  wire \dout_reg[23]_0 ;
  wire \dout_reg[24]_0 ;
  wire \dout_reg[25]_0 ;
  wire \dout_reg[26]_0 ;
  wire \dout_reg[27]_0 ;
  wire \dout_reg[28]_0 ;
  wire \dout_reg[29]_0 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[30]_0 ;
  wire \dout_reg[31]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[33]_0 ;
  wire \dout_reg[34]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[36]_0 ;
  wire \dout_reg[37]_0 ;
  wire \dout_reg[38]_0 ;
  wire \dout_reg[39]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[40]_0 ;
  wire \dout_reg[41]_0 ;
  wire \dout_reg[42]_0 ;
  wire \dout_reg[43]_0 ;
  wire \dout_reg[44]_0 ;
  wire \dout_reg[45]_0 ;
  wire \dout_reg[46]_0 ;
  wire \dout_reg[47]_0 ;
  wire \dout_reg[48]_0 ;
  wire \dout_reg[49]_0 ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[50]_0 ;
  wire \dout_reg[51]_0 ;
  wire \dout_reg[52]_0 ;
  wire \dout_reg[53]_0 ;
  wire \dout_reg[54]_0 ;
  wire \dout_reg[55]_0 ;
  wire \dout_reg[56]_0 ;
  wire \dout_reg[57]_0 ;
  wire \dout_reg[58]_0 ;
  wire \dout_reg[59]_0 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[60]_0 ;
  wire \dout_reg[61]_0 ;
  wire [62:0]\dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \dout_reg[64]_3 ;
  wire \dout_reg[64]_4 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[7]_0 ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[9]_0 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [61:0]gmem_addr_1_reg_476;
  wire [61:0]gmem_addr_2_reg_482;
  wire [61:0]gmem_addr_reg_470;
  wire \mem_reg[3][0]_srl4_i_2_n_3 ;
  wire \mem_reg[3][0]_srl4_i_3_n_3 ;
  wire \mem_reg[3][0]_srl4_i_6_n_3 ;
  wire \mem_reg[3][0]_srl4_n_3 ;
  wire \mem_reg[3][10]_srl4_i_1_n_3 ;
  wire \mem_reg[3][10]_srl4_i_2_n_3 ;
  wire \mem_reg[3][10]_srl4_n_3 ;
  wire \mem_reg[3][11]_srl4_i_1_n_3 ;
  wire \mem_reg[3][11]_srl4_i_2_n_3 ;
  wire \mem_reg[3][11]_srl4_n_3 ;
  wire \mem_reg[3][12]_srl4_i_1_n_3 ;
  wire \mem_reg[3][12]_srl4_i_2_n_3 ;
  wire \mem_reg[3][12]_srl4_n_3 ;
  wire \mem_reg[3][13]_srl4_i_1_n_3 ;
  wire \mem_reg[3][13]_srl4_i_2_n_3 ;
  wire \mem_reg[3][13]_srl4_n_3 ;
  wire \mem_reg[3][14]_srl4_i_1_n_3 ;
  wire \mem_reg[3][14]_srl4_i_2_n_3 ;
  wire \mem_reg[3][14]_srl4_n_3 ;
  wire \mem_reg[3][15]_srl4_i_1_n_3 ;
  wire \mem_reg[3][15]_srl4_i_2_n_3 ;
  wire \mem_reg[3][15]_srl4_n_3 ;
  wire \mem_reg[3][16]_srl4_i_1_n_3 ;
  wire \mem_reg[3][16]_srl4_i_2_n_3 ;
  wire \mem_reg[3][16]_srl4_n_3 ;
  wire \mem_reg[3][17]_srl4_i_1_n_3 ;
  wire \mem_reg[3][17]_srl4_i_2_n_3 ;
  wire \mem_reg[3][17]_srl4_n_3 ;
  wire \mem_reg[3][18]_srl4_i_1_n_3 ;
  wire \mem_reg[3][18]_srl4_i_2_n_3 ;
  wire \mem_reg[3][18]_srl4_n_3 ;
  wire \mem_reg[3][19]_srl4_i_1_n_3 ;
  wire \mem_reg[3][19]_srl4_i_2_n_3 ;
  wire \mem_reg[3][19]_srl4_n_3 ;
  wire \mem_reg[3][1]_srl4_i_1_n_3 ;
  wire \mem_reg[3][1]_srl4_i_2_n_3 ;
  wire \mem_reg[3][1]_srl4_n_3 ;
  wire \mem_reg[3][20]_srl4_i_1_n_3 ;
  wire \mem_reg[3][20]_srl4_i_2_n_3 ;
  wire \mem_reg[3][20]_srl4_n_3 ;
  wire \mem_reg[3][21]_srl4_i_1_n_3 ;
  wire \mem_reg[3][21]_srl4_i_2_n_3 ;
  wire \mem_reg[3][21]_srl4_n_3 ;
  wire \mem_reg[3][22]_srl4_i_1_n_3 ;
  wire \mem_reg[3][22]_srl4_i_2_n_3 ;
  wire \mem_reg[3][22]_srl4_n_3 ;
  wire \mem_reg[3][23]_srl4_i_1_n_3 ;
  wire \mem_reg[3][23]_srl4_i_2_n_3 ;
  wire \mem_reg[3][23]_srl4_n_3 ;
  wire \mem_reg[3][24]_srl4_i_1_n_3 ;
  wire \mem_reg[3][24]_srl4_i_2_n_3 ;
  wire \mem_reg[3][24]_srl4_n_3 ;
  wire \mem_reg[3][25]_srl4_i_1_n_3 ;
  wire \mem_reg[3][25]_srl4_i_2_n_3 ;
  wire \mem_reg[3][25]_srl4_n_3 ;
  wire \mem_reg[3][26]_srl4_i_1_n_3 ;
  wire \mem_reg[3][26]_srl4_i_2_n_3 ;
  wire \mem_reg[3][26]_srl4_n_3 ;
  wire \mem_reg[3][27]_srl4_i_1_n_3 ;
  wire \mem_reg[3][27]_srl4_i_2_n_3 ;
  wire \mem_reg[3][27]_srl4_n_3 ;
  wire \mem_reg[3][28]_srl4_i_1_n_3 ;
  wire \mem_reg[3][28]_srl4_i_2_n_3 ;
  wire \mem_reg[3][28]_srl4_n_3 ;
  wire \mem_reg[3][29]_srl4_i_1_n_3 ;
  wire \mem_reg[3][29]_srl4_i_2_n_3 ;
  wire \mem_reg[3][29]_srl4_n_3 ;
  wire \mem_reg[3][2]_srl4_i_1_n_3 ;
  wire \mem_reg[3][2]_srl4_i_2_n_3 ;
  wire \mem_reg[3][2]_srl4_n_3 ;
  wire \mem_reg[3][30]_srl4_i_1_n_3 ;
  wire \mem_reg[3][30]_srl4_i_2_n_3 ;
  wire \mem_reg[3][30]_srl4_n_3 ;
  wire \mem_reg[3][31]_srl4_i_1_n_3 ;
  wire \mem_reg[3][31]_srl4_i_2_n_3 ;
  wire \mem_reg[3][31]_srl4_n_3 ;
  wire \mem_reg[3][32]_srl4_i_1_n_3 ;
  wire \mem_reg[3][32]_srl4_i_2_n_3 ;
  wire \mem_reg[3][32]_srl4_n_3 ;
  wire \mem_reg[3][33]_srl4_i_1_n_3 ;
  wire \mem_reg[3][33]_srl4_i_2_n_3 ;
  wire \mem_reg[3][33]_srl4_n_3 ;
  wire \mem_reg[3][34]_srl4_i_1_n_3 ;
  wire \mem_reg[3][34]_srl4_i_2_n_3 ;
  wire \mem_reg[3][34]_srl4_n_3 ;
  wire \mem_reg[3][35]_srl4_i_1_n_3 ;
  wire \mem_reg[3][35]_srl4_i_2_n_3 ;
  wire \mem_reg[3][35]_srl4_n_3 ;
  wire \mem_reg[3][36]_srl4_i_1_n_3 ;
  wire \mem_reg[3][36]_srl4_i_2_n_3 ;
  wire \mem_reg[3][36]_srl4_n_3 ;
  wire \mem_reg[3][37]_srl4_i_1_n_3 ;
  wire \mem_reg[3][37]_srl4_i_2_n_3 ;
  wire \mem_reg[3][37]_srl4_n_3 ;
  wire \mem_reg[3][38]_srl4_i_1_n_3 ;
  wire \mem_reg[3][38]_srl4_i_2_n_3 ;
  wire \mem_reg[3][38]_srl4_n_3 ;
  wire \mem_reg[3][39]_srl4_i_1_n_3 ;
  wire \mem_reg[3][39]_srl4_i_2_n_3 ;
  wire \mem_reg[3][39]_srl4_n_3 ;
  wire \mem_reg[3][3]_srl4_i_1_n_3 ;
  wire \mem_reg[3][3]_srl4_i_2_n_3 ;
  wire \mem_reg[3][3]_srl4_n_3 ;
  wire \mem_reg[3][40]_srl4_i_1_n_3 ;
  wire \mem_reg[3][40]_srl4_i_2_n_3 ;
  wire \mem_reg[3][40]_srl4_n_3 ;
  wire \mem_reg[3][41]_srl4_i_1_n_3 ;
  wire \mem_reg[3][41]_srl4_i_2_n_3 ;
  wire \mem_reg[3][41]_srl4_n_3 ;
  wire \mem_reg[3][42]_srl4_i_1_n_3 ;
  wire \mem_reg[3][42]_srl4_i_2_n_3 ;
  wire \mem_reg[3][42]_srl4_n_3 ;
  wire \mem_reg[3][43]_srl4_i_1_n_3 ;
  wire \mem_reg[3][43]_srl4_i_2_n_3 ;
  wire \mem_reg[3][43]_srl4_n_3 ;
  wire \mem_reg[3][44]_srl4_i_1_n_3 ;
  wire \mem_reg[3][44]_srl4_i_2_n_3 ;
  wire \mem_reg[3][44]_srl4_n_3 ;
  wire \mem_reg[3][45]_srl4_i_1_n_3 ;
  wire \mem_reg[3][45]_srl4_i_2_n_3 ;
  wire \mem_reg[3][45]_srl4_n_3 ;
  wire \mem_reg[3][46]_srl4_i_1_n_3 ;
  wire \mem_reg[3][46]_srl4_i_2_n_3 ;
  wire \mem_reg[3][46]_srl4_n_3 ;
  wire \mem_reg[3][47]_srl4_i_1_n_3 ;
  wire \mem_reg[3][47]_srl4_i_2_n_3 ;
  wire \mem_reg[3][47]_srl4_n_3 ;
  wire \mem_reg[3][48]_srl4_i_1_n_3 ;
  wire \mem_reg[3][48]_srl4_i_2_n_3 ;
  wire \mem_reg[3][48]_srl4_n_3 ;
  wire \mem_reg[3][49]_srl4_i_1_n_3 ;
  wire \mem_reg[3][49]_srl4_i_2_n_3 ;
  wire \mem_reg[3][49]_srl4_n_3 ;
  wire \mem_reg[3][4]_srl4_i_1_n_3 ;
  wire \mem_reg[3][4]_srl4_i_2_n_3 ;
  wire \mem_reg[3][4]_srl4_n_3 ;
  wire \mem_reg[3][50]_srl4_i_1_n_3 ;
  wire \mem_reg[3][50]_srl4_i_2_n_3 ;
  wire \mem_reg[3][50]_srl4_n_3 ;
  wire \mem_reg[3][51]_srl4_i_1_n_3 ;
  wire \mem_reg[3][51]_srl4_i_2_n_3 ;
  wire \mem_reg[3][51]_srl4_n_3 ;
  wire \mem_reg[3][52]_srl4_i_1_n_3 ;
  wire \mem_reg[3][52]_srl4_i_2_n_3 ;
  wire \mem_reg[3][52]_srl4_n_3 ;
  wire \mem_reg[3][53]_srl4_i_1_n_3 ;
  wire \mem_reg[3][53]_srl4_i_2_n_3 ;
  wire \mem_reg[3][53]_srl4_n_3 ;
  wire \mem_reg[3][54]_srl4_i_1_n_3 ;
  wire \mem_reg[3][54]_srl4_i_2_n_3 ;
  wire \mem_reg[3][54]_srl4_n_3 ;
  wire \mem_reg[3][55]_srl4_i_1_n_3 ;
  wire \mem_reg[3][55]_srl4_i_2_n_3 ;
  wire \mem_reg[3][55]_srl4_n_3 ;
  wire \mem_reg[3][56]_srl4_i_1_n_3 ;
  wire \mem_reg[3][56]_srl4_i_2_n_3 ;
  wire \mem_reg[3][56]_srl4_n_3 ;
  wire \mem_reg[3][57]_srl4_i_1_n_3 ;
  wire \mem_reg[3][57]_srl4_i_2_n_3 ;
  wire \mem_reg[3][57]_srl4_n_3 ;
  wire \mem_reg[3][58]_srl4_i_1_n_3 ;
  wire \mem_reg[3][58]_srl4_i_2_n_3 ;
  wire \mem_reg[3][58]_srl4_n_3 ;
  wire \mem_reg[3][59]_srl4_i_1_n_3 ;
  wire \mem_reg[3][59]_srl4_i_2_n_3 ;
  wire \mem_reg[3][59]_srl4_n_3 ;
  wire \mem_reg[3][5]_srl4_i_1_n_3 ;
  wire \mem_reg[3][5]_srl4_i_2_n_3 ;
  wire \mem_reg[3][5]_srl4_n_3 ;
  wire \mem_reg[3][60]_srl4_i_1_n_3 ;
  wire \mem_reg[3][60]_srl4_i_2_n_3 ;
  wire \mem_reg[3][60]_srl4_n_3 ;
  wire \mem_reg[3][61]_srl4_i_1_n_3 ;
  wire \mem_reg[3][61]_srl4_i_2_n_3 ;
  wire \mem_reg[3][61]_srl4_n_3 ;
  wire \mem_reg[3][64]_srl4_n_3 ;
  wire \mem_reg[3][6]_srl4_i_1_n_3 ;
  wire \mem_reg[3][6]_srl4_i_2_n_3 ;
  wire \mem_reg[3][6]_srl4_n_3 ;
  wire \mem_reg[3][7]_srl4_i_1_n_3 ;
  wire \mem_reg[3][7]_srl4_i_2_n_3 ;
  wire \mem_reg[3][7]_srl4_n_3 ;
  wire \mem_reg[3][8]_srl4_i_1_n_3 ;
  wire \mem_reg[3][8]_srl4_i_2_n_3 ;
  wire \mem_reg[3][8]_srl4_n_3 ;
  wire \mem_reg[3][9]_srl4_i_1_n_3 ;
  wire \mem_reg[3][9]_srl4_i_2_n_3 ;
  wire \mem_reg[3][9]_srl4_n_3 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(Q[1]),
        .O(full_n_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(Q[4]),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[13] ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \dout[64]_i_1 
       (.I0(\dout_reg[0]_1 ),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][0]_srl4_i_2_n_3 ),
        .Q(\mem_reg[3][0]_srl4_n_3 ));
  LUT5 #(
    .INIT(32'hDFD50000)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_3_n_3 ),
        .I1(E),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\dout_reg[64]_2 ),
        .I4(\ap_CS_fsm_reg[13] ),
        .O(push));
  MUXF7 \mem_reg[3][0]_srl4_i_2 
       (.I0(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I1(\dout_reg[0]_0 ),
        .O(\mem_reg[3][0]_srl4_i_2_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h3337)) 
    \mem_reg[3][0]_srl4_i_3 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[3][0]_srl4_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][0]_srl4_i_6 
       (.I0(gmem_addr_2_reg_482[0]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[0]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[0]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][0]_srl4_i_6_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][10]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][10]_srl4_n_3 ));
  MUXF7 \mem_reg[3][10]_srl4_i_1 
       (.I0(\mem_reg[3][10]_srl4_i_2_n_3 ),
        .I1(\dout_reg[10]_0 ),
        .O(\mem_reg[3][10]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][10]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[10]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[10]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[10]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][10]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][11]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][11]_srl4_n_3 ));
  MUXF7 \mem_reg[3][11]_srl4_i_1 
       (.I0(\mem_reg[3][11]_srl4_i_2_n_3 ),
        .I1(\dout_reg[11]_0 ),
        .O(\mem_reg[3][11]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][11]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[11]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[11]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[11]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][11]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][12]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][12]_srl4_n_3 ));
  MUXF7 \mem_reg[3][12]_srl4_i_1 
       (.I0(\mem_reg[3][12]_srl4_i_2_n_3 ),
        .I1(\dout_reg[12]_0 ),
        .O(\mem_reg[3][12]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][12]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[12]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[12]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[12]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][12]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][13]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][13]_srl4_n_3 ));
  MUXF7 \mem_reg[3][13]_srl4_i_1 
       (.I0(\mem_reg[3][13]_srl4_i_2_n_3 ),
        .I1(\dout_reg[13]_0 ),
        .O(\mem_reg[3][13]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][13]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[13]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[13]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[13]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][13]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][14]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][14]_srl4_n_3 ));
  MUXF7 \mem_reg[3][14]_srl4_i_1 
       (.I0(\mem_reg[3][14]_srl4_i_2_n_3 ),
        .I1(\dout_reg[14]_0 ),
        .O(\mem_reg[3][14]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][14]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[14]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[14]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[14]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][14]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][15]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][15]_srl4_n_3 ));
  MUXF7 \mem_reg[3][15]_srl4_i_1 
       (.I0(\mem_reg[3][15]_srl4_i_2_n_3 ),
        .I1(\dout_reg[15]_0 ),
        .O(\mem_reg[3][15]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][15]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[15]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[15]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[15]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][15]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][16]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][16]_srl4_n_3 ));
  MUXF7 \mem_reg[3][16]_srl4_i_1 
       (.I0(\mem_reg[3][16]_srl4_i_2_n_3 ),
        .I1(\dout_reg[16]_0 ),
        .O(\mem_reg[3][16]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][16]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[16]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[16]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[16]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][16]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][17]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][17]_srl4_n_3 ));
  MUXF7 \mem_reg[3][17]_srl4_i_1 
       (.I0(\mem_reg[3][17]_srl4_i_2_n_3 ),
        .I1(\dout_reg[17]_0 ),
        .O(\mem_reg[3][17]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][17]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[17]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[17]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[17]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][17]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][18]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][18]_srl4_n_3 ));
  MUXF7 \mem_reg[3][18]_srl4_i_1 
       (.I0(\mem_reg[3][18]_srl4_i_2_n_3 ),
        .I1(\dout_reg[18]_0 ),
        .O(\mem_reg[3][18]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][18]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[18]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[18]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[18]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][18]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][19]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][19]_srl4_n_3 ));
  MUXF7 \mem_reg[3][19]_srl4_i_1 
       (.I0(\mem_reg[3][19]_srl4_i_2_n_3 ),
        .I1(\dout_reg[19]_0 ),
        .O(\mem_reg[3][19]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][19]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[19]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[19]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[19]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][19]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][1]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][1]_srl4_n_3 ));
  MUXF7 \mem_reg[3][1]_srl4_i_1 
       (.I0(\mem_reg[3][1]_srl4_i_2_n_3 ),
        .I1(\dout_reg[1]_0 ),
        .O(\mem_reg[3][1]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][1]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[1]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[1]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[1]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][1]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][20]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][20]_srl4_n_3 ));
  MUXF7 \mem_reg[3][20]_srl4_i_1 
       (.I0(\mem_reg[3][20]_srl4_i_2_n_3 ),
        .I1(\dout_reg[20]_0 ),
        .O(\mem_reg[3][20]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][20]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[20]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[20]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[20]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][20]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][21]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][21]_srl4_n_3 ));
  MUXF7 \mem_reg[3][21]_srl4_i_1 
       (.I0(\mem_reg[3][21]_srl4_i_2_n_3 ),
        .I1(\dout_reg[21]_0 ),
        .O(\mem_reg[3][21]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][21]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[21]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[21]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[21]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][21]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][22]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][22]_srl4_n_3 ));
  MUXF7 \mem_reg[3][22]_srl4_i_1 
       (.I0(\mem_reg[3][22]_srl4_i_2_n_3 ),
        .I1(\dout_reg[22]_0 ),
        .O(\mem_reg[3][22]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][22]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[22]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[22]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[22]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][22]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][23]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][23]_srl4_n_3 ));
  MUXF7 \mem_reg[3][23]_srl4_i_1 
       (.I0(\mem_reg[3][23]_srl4_i_2_n_3 ),
        .I1(\dout_reg[23]_0 ),
        .O(\mem_reg[3][23]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][23]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[23]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[23]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[23]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][23]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][24]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][24]_srl4_n_3 ));
  MUXF7 \mem_reg[3][24]_srl4_i_1 
       (.I0(\mem_reg[3][24]_srl4_i_2_n_3 ),
        .I1(\dout_reg[24]_0 ),
        .O(\mem_reg[3][24]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][24]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[24]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[24]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[24]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][24]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][25]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][25]_srl4_n_3 ));
  MUXF7 \mem_reg[3][25]_srl4_i_1 
       (.I0(\mem_reg[3][25]_srl4_i_2_n_3 ),
        .I1(\dout_reg[25]_0 ),
        .O(\mem_reg[3][25]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][25]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[25]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[25]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[25]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][25]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][26]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][26]_srl4_n_3 ));
  MUXF7 \mem_reg[3][26]_srl4_i_1 
       (.I0(\mem_reg[3][26]_srl4_i_2_n_3 ),
        .I1(\dout_reg[26]_0 ),
        .O(\mem_reg[3][26]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][26]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[26]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[26]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[26]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][26]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][27]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][27]_srl4_n_3 ));
  MUXF7 \mem_reg[3][27]_srl4_i_1 
       (.I0(\mem_reg[3][27]_srl4_i_2_n_3 ),
        .I1(\dout_reg[27]_0 ),
        .O(\mem_reg[3][27]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][27]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[27]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[27]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[27]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][27]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][28]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][28]_srl4_n_3 ));
  MUXF7 \mem_reg[3][28]_srl4_i_1 
       (.I0(\mem_reg[3][28]_srl4_i_2_n_3 ),
        .I1(\dout_reg[28]_0 ),
        .O(\mem_reg[3][28]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][28]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[28]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[28]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[28]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][28]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][29]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][29]_srl4_n_3 ));
  MUXF7 \mem_reg[3][29]_srl4_i_1 
       (.I0(\mem_reg[3][29]_srl4_i_2_n_3 ),
        .I1(\dout_reg[29]_0 ),
        .O(\mem_reg[3][29]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][29]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[29]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[29]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[29]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][29]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][2]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][2]_srl4_n_3 ));
  MUXF7 \mem_reg[3][2]_srl4_i_1 
       (.I0(\mem_reg[3][2]_srl4_i_2_n_3 ),
        .I1(\dout_reg[2]_0 ),
        .O(\mem_reg[3][2]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][2]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[2]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[2]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[2]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][2]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][30]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][30]_srl4_n_3 ));
  MUXF7 \mem_reg[3][30]_srl4_i_1 
       (.I0(\mem_reg[3][30]_srl4_i_2_n_3 ),
        .I1(\dout_reg[30]_0 ),
        .O(\mem_reg[3][30]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][30]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[30]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[30]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[30]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][30]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][31]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][31]_srl4_n_3 ));
  MUXF7 \mem_reg[3][31]_srl4_i_1 
       (.I0(\mem_reg[3][31]_srl4_i_2_n_3 ),
        .I1(\dout_reg[31]_0 ),
        .O(\mem_reg[3][31]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][31]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[31]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[31]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[31]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][31]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][32]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][32]_srl4_n_3 ));
  MUXF7 \mem_reg[3][32]_srl4_i_1 
       (.I0(\mem_reg[3][32]_srl4_i_2_n_3 ),
        .I1(\dout_reg[32]_0 ),
        .O(\mem_reg[3][32]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][32]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[32]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[32]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[32]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][32]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][33]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][33]_srl4_n_3 ));
  MUXF7 \mem_reg[3][33]_srl4_i_1 
       (.I0(\mem_reg[3][33]_srl4_i_2_n_3 ),
        .I1(\dout_reg[33]_0 ),
        .O(\mem_reg[3][33]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][33]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[33]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[33]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[33]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][33]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][34]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][34]_srl4_n_3 ));
  MUXF7 \mem_reg[3][34]_srl4_i_1 
       (.I0(\mem_reg[3][34]_srl4_i_2_n_3 ),
        .I1(\dout_reg[34]_0 ),
        .O(\mem_reg[3][34]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][34]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[34]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[34]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[34]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][34]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][35]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][35]_srl4_n_3 ));
  MUXF7 \mem_reg[3][35]_srl4_i_1 
       (.I0(\mem_reg[3][35]_srl4_i_2_n_3 ),
        .I1(\dout_reg[35]_0 ),
        .O(\mem_reg[3][35]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][35]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[35]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[35]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[35]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][35]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][36]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][36]_srl4_n_3 ));
  MUXF7 \mem_reg[3][36]_srl4_i_1 
       (.I0(\mem_reg[3][36]_srl4_i_2_n_3 ),
        .I1(\dout_reg[36]_0 ),
        .O(\mem_reg[3][36]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][36]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[36]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[36]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[36]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][36]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][37]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][37]_srl4_n_3 ));
  MUXF7 \mem_reg[3][37]_srl4_i_1 
       (.I0(\mem_reg[3][37]_srl4_i_2_n_3 ),
        .I1(\dout_reg[37]_0 ),
        .O(\mem_reg[3][37]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][37]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[37]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[37]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[37]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][37]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][38]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][38]_srl4_n_3 ));
  MUXF7 \mem_reg[3][38]_srl4_i_1 
       (.I0(\mem_reg[3][38]_srl4_i_2_n_3 ),
        .I1(\dout_reg[38]_0 ),
        .O(\mem_reg[3][38]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][38]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[38]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[38]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[38]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][38]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][39]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][39]_srl4_n_3 ));
  MUXF7 \mem_reg[3][39]_srl4_i_1 
       (.I0(\mem_reg[3][39]_srl4_i_2_n_3 ),
        .I1(\dout_reg[39]_0 ),
        .O(\mem_reg[3][39]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][39]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[39]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[39]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[39]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][39]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][3]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][3]_srl4_n_3 ));
  MUXF7 \mem_reg[3][3]_srl4_i_1 
       (.I0(\mem_reg[3][3]_srl4_i_2_n_3 ),
        .I1(\dout_reg[3]_0 ),
        .O(\mem_reg[3][3]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][3]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[3]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[3]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[3]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][3]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][40]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][40]_srl4_n_3 ));
  MUXF7 \mem_reg[3][40]_srl4_i_1 
       (.I0(\mem_reg[3][40]_srl4_i_2_n_3 ),
        .I1(\dout_reg[40]_0 ),
        .O(\mem_reg[3][40]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][40]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[40]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[40]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[40]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][40]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][41]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][41]_srl4_n_3 ));
  MUXF7 \mem_reg[3][41]_srl4_i_1 
       (.I0(\mem_reg[3][41]_srl4_i_2_n_3 ),
        .I1(\dout_reg[41]_0 ),
        .O(\mem_reg[3][41]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][41]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[41]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[41]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[41]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][41]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][42]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][42]_srl4_n_3 ));
  MUXF7 \mem_reg[3][42]_srl4_i_1 
       (.I0(\mem_reg[3][42]_srl4_i_2_n_3 ),
        .I1(\dout_reg[42]_0 ),
        .O(\mem_reg[3][42]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][42]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[42]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[42]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[42]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][42]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][43]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][43]_srl4_n_3 ));
  MUXF7 \mem_reg[3][43]_srl4_i_1 
       (.I0(\mem_reg[3][43]_srl4_i_2_n_3 ),
        .I1(\dout_reg[43]_0 ),
        .O(\mem_reg[3][43]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][43]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[43]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[43]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[43]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][43]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][44]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][44]_srl4_n_3 ));
  MUXF7 \mem_reg[3][44]_srl4_i_1 
       (.I0(\mem_reg[3][44]_srl4_i_2_n_3 ),
        .I1(\dout_reg[44]_0 ),
        .O(\mem_reg[3][44]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][44]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[44]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[44]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[44]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][44]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][45]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][45]_srl4_n_3 ));
  MUXF7 \mem_reg[3][45]_srl4_i_1 
       (.I0(\mem_reg[3][45]_srl4_i_2_n_3 ),
        .I1(\dout_reg[45]_0 ),
        .O(\mem_reg[3][45]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][45]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[45]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[45]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[45]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][45]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][46]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][46]_srl4_n_3 ));
  MUXF7 \mem_reg[3][46]_srl4_i_1 
       (.I0(\mem_reg[3][46]_srl4_i_2_n_3 ),
        .I1(\dout_reg[46]_0 ),
        .O(\mem_reg[3][46]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][46]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[46]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[46]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[46]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][46]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][47]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][47]_srl4_n_3 ));
  MUXF7 \mem_reg[3][47]_srl4_i_1 
       (.I0(\mem_reg[3][47]_srl4_i_2_n_3 ),
        .I1(\dout_reg[47]_0 ),
        .O(\mem_reg[3][47]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][47]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[47]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[47]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[47]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][47]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][48]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][48]_srl4_n_3 ));
  MUXF7 \mem_reg[3][48]_srl4_i_1 
       (.I0(\mem_reg[3][48]_srl4_i_2_n_3 ),
        .I1(\dout_reg[48]_0 ),
        .O(\mem_reg[3][48]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][48]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[48]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[48]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[48]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][48]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][49]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][49]_srl4_n_3 ));
  MUXF7 \mem_reg[3][49]_srl4_i_1 
       (.I0(\mem_reg[3][49]_srl4_i_2_n_3 ),
        .I1(\dout_reg[49]_0 ),
        .O(\mem_reg[3][49]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][49]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[49]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[49]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[49]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][49]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][4]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][4]_srl4_n_3 ));
  MUXF7 \mem_reg[3][4]_srl4_i_1 
       (.I0(\mem_reg[3][4]_srl4_i_2_n_3 ),
        .I1(\dout_reg[4]_0 ),
        .O(\mem_reg[3][4]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][4]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[4]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[4]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[4]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][4]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][50]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][50]_srl4_n_3 ));
  MUXF7 \mem_reg[3][50]_srl4_i_1 
       (.I0(\mem_reg[3][50]_srl4_i_2_n_3 ),
        .I1(\dout_reg[50]_0 ),
        .O(\mem_reg[3][50]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][50]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[50]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[50]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[50]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][50]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][51]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][51]_srl4_n_3 ));
  MUXF7 \mem_reg[3][51]_srl4_i_1 
       (.I0(\mem_reg[3][51]_srl4_i_2_n_3 ),
        .I1(\dout_reg[51]_0 ),
        .O(\mem_reg[3][51]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][51]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[51]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[51]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[51]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][51]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][52]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][52]_srl4_n_3 ));
  MUXF7 \mem_reg[3][52]_srl4_i_1 
       (.I0(\mem_reg[3][52]_srl4_i_2_n_3 ),
        .I1(\dout_reg[52]_0 ),
        .O(\mem_reg[3][52]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][52]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[52]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[52]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[52]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][52]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][53]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][53]_srl4_n_3 ));
  MUXF7 \mem_reg[3][53]_srl4_i_1 
       (.I0(\mem_reg[3][53]_srl4_i_2_n_3 ),
        .I1(\dout_reg[53]_0 ),
        .O(\mem_reg[3][53]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][53]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[53]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[53]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[53]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][53]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][54]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][54]_srl4_n_3 ));
  MUXF7 \mem_reg[3][54]_srl4_i_1 
       (.I0(\mem_reg[3][54]_srl4_i_2_n_3 ),
        .I1(\dout_reg[54]_0 ),
        .O(\mem_reg[3][54]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][54]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[54]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[54]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[54]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][54]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][55]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][55]_srl4_n_3 ));
  MUXF7 \mem_reg[3][55]_srl4_i_1 
       (.I0(\mem_reg[3][55]_srl4_i_2_n_3 ),
        .I1(\dout_reg[55]_0 ),
        .O(\mem_reg[3][55]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][55]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[55]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[55]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[55]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][55]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][56]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][56]_srl4_n_3 ));
  MUXF7 \mem_reg[3][56]_srl4_i_1 
       (.I0(\mem_reg[3][56]_srl4_i_2_n_3 ),
        .I1(\dout_reg[56]_0 ),
        .O(\mem_reg[3][56]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][56]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[56]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[56]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[56]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][56]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][57]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][57]_srl4_n_3 ));
  MUXF7 \mem_reg[3][57]_srl4_i_1 
       (.I0(\mem_reg[3][57]_srl4_i_2_n_3 ),
        .I1(\dout_reg[57]_0 ),
        .O(\mem_reg[3][57]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][57]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[57]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[57]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[57]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][57]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][58]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][58]_srl4_n_3 ));
  MUXF7 \mem_reg[3][58]_srl4_i_1 
       (.I0(\mem_reg[3][58]_srl4_i_2_n_3 ),
        .I1(\dout_reg[58]_0 ),
        .O(\mem_reg[3][58]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][58]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[58]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[58]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[58]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][58]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][59]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][59]_srl4_n_3 ));
  MUXF7 \mem_reg[3][59]_srl4_i_1 
       (.I0(\mem_reg[3][59]_srl4_i_2_n_3 ),
        .I1(\dout_reg[59]_0 ),
        .O(\mem_reg[3][59]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][59]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[59]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[59]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[59]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][59]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][5]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][5]_srl4_n_3 ));
  MUXF7 \mem_reg[3][5]_srl4_i_1 
       (.I0(\mem_reg[3][5]_srl4_i_2_n_3 ),
        .I1(\dout_reg[5]_0 ),
        .O(\mem_reg[3][5]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][5]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[5]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[5]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[5]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][5]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][60]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][60]_srl4_n_3 ));
  MUXF7 \mem_reg[3][60]_srl4_i_1 
       (.I0(\mem_reg[3][60]_srl4_i_2_n_3 ),
        .I1(\dout_reg[60]_0 ),
        .O(\mem_reg[3][60]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][60]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[60]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[60]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[60]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][60]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][61]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][61]_srl4_n_3 ));
  MUXF7 \mem_reg[3][61]_srl4_i_1 
       (.I0(\mem_reg[3][61]_srl4_i_2_n_3 ),
        .I1(\dout_reg[61]_0 ),
        .O(\mem_reg[3][61]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][61]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[61]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[61]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[61]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][61]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][6]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][6]_srl4_n_3 ));
  MUXF7 \mem_reg[3][6]_srl4_i_1 
       (.I0(\mem_reg[3][6]_srl4_i_2_n_3 ),
        .I1(\dout_reg[6]_0 ),
        .O(\mem_reg[3][6]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][6]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[6]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[6]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[6]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][6]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][7]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][7]_srl4_n_3 ));
  MUXF7 \mem_reg[3][7]_srl4_i_1 
       (.I0(\mem_reg[3][7]_srl4_i_2_n_3 ),
        .I1(\dout_reg[7]_0 ),
        .O(\mem_reg[3][7]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][7]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[7]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[7]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[7]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][7]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][8]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][8]_srl4_n_3 ));
  MUXF7 \mem_reg[3][8]_srl4_i_1 
       (.I0(\mem_reg[3][8]_srl4_i_2_n_3 ),
        .I1(\dout_reg[8]_0 ),
        .O(\mem_reg[3][8]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][8]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[8]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[8]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[8]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][8]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_3 ),
        .A1(\dout_reg[64]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[3][9]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][9]_srl4_n_3 ));
  MUXF7 \mem_reg[3][9]_srl4_i_1 
       (.I0(\mem_reg[3][9]_srl4_i_2_n_3 ),
        .I1(\dout_reg[9]_0 ),
        .O(\mem_reg[3][9]_srl4_i_1_n_3 ),
        .S(\mem_reg[3][0]_srl4_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mem_reg[3][9]_srl4_i_2 
       (.I0(gmem_addr_2_reg_482[9]),
        .I1(full_n_reg),
        .I2(gmem_addr_1_reg_476[9]),
        .I3(full_n_reg_0),
        .I4(gmem_addr_reg_470[9]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\mem_reg[3][9]_srl4_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[64]_0 [62]),
        .O(S));
  LUT4 #(
    .INIT(16'h8F88)) 
    tmp_valid_i_1
       (.I0(\dout_reg[64]_0 [62]),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(\dout_reg[64]_1 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_srl__parameterized0
   (ap_rst_n_0,
    pop,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4] ,
    din,
    Q,
    ap_clk,
    ap_rst_n,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    RREADY_Dummy,
    \dout_reg[0]_2 ,
    burst_valid,
    \dout_reg[0]_3 ,
    \state[1]_i_2 ,
    \state[1]_i_2_0 ,
    \dout_reg[0]_4 ,
    fifo_rctl_ready,
    \dout_reg[0]_5 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_6 );
  output ap_rst_n_0;
  output pop;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[7]_0 ;
  output \sect_len_buf_reg[4] ;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_2 ;
  input burst_valid;
  input \dout_reg[0]_3 ;
  input [5:0]\state[1]_i_2 ;
  input [5:0]\state[1]_i_2_0 ;
  input \dout_reg[0]_4 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_5 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_6 ;

  wire [3:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ar2r_info;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire pop;
  wire push;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire [5:0]\state[1]_i_2 ;
  wire [5:0]\state[1]_i_2_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4] ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\state[1]_i_2 [3]),
        .I1(\state[1]_i_2_0 [3]),
        .I2(\state[1]_i_2_0 [4]),
        .I3(\state[1]_i_2 [4]),
        .I4(\state[1]_i_2_0 [5]),
        .I5(\state[1]_i_2 [5]),
        .O(\sect_len_buf_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\state[1]_i_2 [0]),
        .I1(\state[1]_i_2_0 [0]),
        .I2(\state[1]_i_2_0 [1]),
        .I3(\state[1]_i_2 [1]),
        .I4(\state[1]_i_2_0 [2]),
        .I5(\state[1]_i_2 [2]),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(burst_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(last_burst),
        .R(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[0]_4 ),
        .I1(fifo_rctl_ready),
        .I2(\dout_reg[0]_5 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\dout_reg[0]_6 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\dout_reg[0]_3 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_write
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W
   (ram_reg_0,
    ap_clk,
    grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    highfreq_shift_reg_d0);
  output [31:0]ram_reg_0;
  input ap_clk;
  input grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  input [0:0]WEBWE;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]highfreq_shift_reg_d0;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1;
  wire [31:0]highfreq_shift_reg_d0;
  wire [31:0]ram_reg_0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "inst/highfreq_shift_reg_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(highfreq_shift_reg_d0[15:0]),
        .DIBDI(highfreq_shift_reg_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0[15:0]),
        .DOBDO(ram_reg_0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_highfreq_shift_reg_ce1),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_0
   (ram_reg_0,
    ap_clk,
    grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    ram_reg_1);
  output [31:0]ram_reg_0;
  input ap_clk;
  input grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  input [0:0]WEBWE;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]Q;
  input [0:0]ram_reg_1;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1;
  wire [31:0]lowfreq_shift_reg_d0;
  wire [31:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "inst/lowfreq_shift_reg_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(lowfreq_shift_reg_d0[15:0]),
        .DIBDI(lowfreq_shift_reg_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0[15:0]),
        .DOBDO(ram_reg_0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_lowfreq_shift_reg_ce1),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(Q[15]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[15]),
        .O(lowfreq_shift_reg_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(Q[14]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[14]),
        .O(lowfreq_shift_reg_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(Q[13]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[13]),
        .O(lowfreq_shift_reg_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(Q[12]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[12]),
        .O(lowfreq_shift_reg_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(Q[11]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[11]),
        .O(lowfreq_shift_reg_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(Q[10]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[10]),
        .O(lowfreq_shift_reg_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(Q[9]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[9]),
        .O(lowfreq_shift_reg_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(Q[8]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[8]),
        .O(lowfreq_shift_reg_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(Q[7]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[7]),
        .O(lowfreq_shift_reg_d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(Q[6]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[6]),
        .O(lowfreq_shift_reg_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(Q[5]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[5]),
        .O(lowfreq_shift_reg_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(Q[4]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[4]),
        .O(lowfreq_shift_reg_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(Q[3]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[3]),
        .O(lowfreq_shift_reg_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(Q[2]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[2]),
        .O(lowfreq_shift_reg_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(Q[1]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[1]),
        .O(lowfreq_shift_reg_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(Q[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[0]),
        .O(lowfreq_shift_reg_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(Q[31]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[31]),
        .O(lowfreq_shift_reg_d0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(Q[30]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[30]),
        .O(lowfreq_shift_reg_d0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33
       (.I0(Q[29]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[29]),
        .O(lowfreq_shift_reg_d0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(Q[28]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[28]),
        .O(lowfreq_shift_reg_d0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35
       (.I0(Q[27]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[27]),
        .O(lowfreq_shift_reg_d0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36
       (.I0(Q[26]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[26]),
        .O(lowfreq_shift_reg_d0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37
       (.I0(Q[25]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[25]),
        .O(lowfreq_shift_reg_d0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38
       (.I0(Q[24]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[24]),
        .O(lowfreq_shift_reg_d0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39
       (.I0(Q[23]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[23]),
        .O(lowfreq_shift_reg_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_40
       (.I0(Q[22]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[22]),
        .O(lowfreq_shift_reg_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41
       (.I0(Q[21]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[21]),
        .O(lowfreq_shift_reg_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_42
       (.I0(Q[20]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[20]),
        .O(lowfreq_shift_reg_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_43
       (.I0(Q[19]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[19]),
        .O(lowfreq_shift_reg_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_44
       (.I0(Q[18]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[18]),
        .O(lowfreq_shift_reg_d0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_45
       (.I0(Q[17]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[17]),
        .O(lowfreq_shift_reg_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_46
       (.I0(Q[16]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[16]),
        .O(lowfreq_shift_reg_d0[16]));
endmodule

(* ORIG_REF_NAME = "equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_1
   (ram_reg_0,
    ap_clk,
    grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    midfreq_shift_reg_d0);
  output [31:0]ram_reg_0;
  input ap_clk;
  input grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  input [0:0]WEBWE;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]midfreq_shift_reg_d0;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1;
  wire [31:0]midfreq_shift_reg_d0;
  wire [31:0]ram_reg_0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "inst/midfreq_shift_reg_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(midfreq_shift_reg_d0[15:0]),
        .DIBDI(midfreq_shift_reg_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0[15:0]),
        .DOBDO(ram_reg_0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_midfreq_shift_reg_ce1),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1
   (dout_reg_0,
    Q,
    E,
    ap_clk,
    dout,
    D);
  output [31:0]dout_reg_0;
  input [1:0]Q;
  input [0:0]E;
  input ap_clk;
  input [31:0]dout;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_3 ;
  wire [31:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln49_reg_493[19]_i_2_n_3 ;
  wire \mul_ln49_reg_493[19]_i_3_n_3 ;
  wire \mul_ln49_reg_493[19]_i_4_n_3 ;
  wire \mul_ln49_reg_493[23]_i_2_n_3 ;
  wire \mul_ln49_reg_493[23]_i_3_n_3 ;
  wire \mul_ln49_reg_493[23]_i_4_n_3 ;
  wire \mul_ln49_reg_493[23]_i_5_n_3 ;
  wire \mul_ln49_reg_493[27]_i_2_n_3 ;
  wire \mul_ln49_reg_493[27]_i_3_n_3 ;
  wire \mul_ln49_reg_493[27]_i_4_n_3 ;
  wire \mul_ln49_reg_493[27]_i_5_n_3 ;
  wire \mul_ln49_reg_493[31]_i_2_n_3 ;
  wire \mul_ln49_reg_493[31]_i_3_n_3 ;
  wire \mul_ln49_reg_493[31]_i_4_n_3 ;
  wire \mul_ln49_reg_493[31]_i_5_n_3 ;
  wire \mul_ln49_reg_493_reg[19]_i_1_n_3 ;
  wire \mul_ln49_reg_493_reg[19]_i_1_n_4 ;
  wire \mul_ln49_reg_493_reg[19]_i_1_n_5 ;
  wire \mul_ln49_reg_493_reg[19]_i_1_n_6 ;
  wire \mul_ln49_reg_493_reg[23]_i_1_n_3 ;
  wire \mul_ln49_reg_493_reg[23]_i_1_n_4 ;
  wire \mul_ln49_reg_493_reg[23]_i_1_n_5 ;
  wire \mul_ln49_reg_493_reg[23]_i_1_n_6 ;
  wire \mul_ln49_reg_493_reg[27]_i_1_n_3 ;
  wire \mul_ln49_reg_493_reg[27]_i_1_n_4 ;
  wire \mul_ln49_reg_493_reg[27]_i_1_n_5 ;
  wire \mul_ln49_reg_493_reg[27]_i_1_n_6 ;
  wire \mul_ln49_reg_493_reg[31]_i_1_n_4 ;
  wire \mul_ln49_reg_493_reg[31]_i_1_n_5 ;
  wire \mul_ln49_reg_493_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln49_reg_493_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_108),
        .Q(dout_reg_0[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(dout_reg_0[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(dout_reg_0[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(dout_reg_0[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(dout_reg_0[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(dout_reg_0[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(dout_reg_0[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(\dout_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_107),
        .Q(dout_reg_0[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_106),
        .Q(dout_reg_0[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(dout_reg_0[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(dout_reg_0[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(dout_reg_0[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(dout_reg_0[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(dout_reg_0[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(dout_reg_0[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(dout_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[19]_i_2 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln49_reg_493[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[19]_i_3 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln49_reg_493[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[19]_i_4 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln49_reg_493[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[23]_i_2 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln49_reg_493[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[23]_i_3 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln49_reg_493[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[23]_i_4 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln49_reg_493[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[23]_i_5 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln49_reg_493[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[27]_i_2 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln49_reg_493[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[27]_i_3 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln49_reg_493[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[27]_i_4 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln49_reg_493[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[27]_i_5 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln49_reg_493[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[31]_i_2 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln49_reg_493[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[31]_i_3 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln49_reg_493[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[31]_i_4 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln49_reg_493[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln49_reg_493[31]_i_5 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln49_reg_493[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln49_reg_493_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln49_reg_493_reg[19]_i_1_n_3 ,\mul_ln49_reg_493_reg[19]_i_1_n_4 ,\mul_ln49_reg_493_reg[19]_i_1_n_5 ,\mul_ln49_reg_493_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,1'b0}),
        .O(dout_reg_0[19:16]),
        .S({\mul_ln49_reg_493[19]_i_2_n_3 ,\mul_ln49_reg_493[19]_i_3_n_3 ,\mul_ln49_reg_493[19]_i_4_n_3 ,\dout_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln49_reg_493_reg[23]_i_1 
       (.CI(\mul_ln49_reg_493_reg[19]_i_1_n_3 ),
        .CO({\mul_ln49_reg_493_reg[23]_i_1_n_3 ,\mul_ln49_reg_493_reg[23]_i_1_n_4 ,\mul_ln49_reg_493_reg[23]_i_1_n_5 ,\mul_ln49_reg_493_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .O(dout_reg_0[23:20]),
        .S({\mul_ln49_reg_493[23]_i_2_n_3 ,\mul_ln49_reg_493[23]_i_3_n_3 ,\mul_ln49_reg_493[23]_i_4_n_3 ,\mul_ln49_reg_493[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln49_reg_493_reg[27]_i_1 
       (.CI(\mul_ln49_reg_493_reg[23]_i_1_n_3 ),
        .CO({\mul_ln49_reg_493_reg[27]_i_1_n_3 ,\mul_ln49_reg_493_reg[27]_i_1_n_4 ,\mul_ln49_reg_493_reg[27]_i_1_n_5 ,\mul_ln49_reg_493_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101}),
        .O(dout_reg_0[27:24]),
        .S({\mul_ln49_reg_493[27]_i_2_n_3 ,\mul_ln49_reg_493[27]_i_3_n_3 ,\mul_ln49_reg_493[27]_i_4_n_3 ,\mul_ln49_reg_493[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln49_reg_493_reg[31]_i_1 
       (.CI(\mul_ln49_reg_493_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln49_reg_493_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln49_reg_493_reg[31]_i_1_n_4 ,\mul_ln49_reg_493_reg[31]_i_1_n_5 ,\mul_ln49_reg_493_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97}),
        .O(dout_reg_0[31:28]),
        .S({\mul_ln49_reg_493[31]_i_2_n_3 ,\mul_ln49_reg_493[31]_i_3_n_3 ,\mul_ln49_reg_493[31]_i_4_n_3 ,\mul_ln49_reg_493[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_2
   (D,
    Q,
    E,
    ap_clk,
    dout,
    lowfreq_accumulate_fu_369_p2);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]E;
  input ap_clk;
  input [31:0]dout;
  input [31:0]lowfreq_accumulate_fu_369_p2;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]dout;
  wire \dout_reg[16]__0_n_3 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire [31:0]lowfreq_accumulate_fu_369_p2;
  wire \mul_ln59_reg_508[19]_i_2_n_3 ;
  wire \mul_ln59_reg_508[19]_i_3_n_3 ;
  wire \mul_ln59_reg_508[19]_i_4_n_3 ;
  wire \mul_ln59_reg_508[23]_i_2_n_3 ;
  wire \mul_ln59_reg_508[23]_i_3_n_3 ;
  wire \mul_ln59_reg_508[23]_i_4_n_3 ;
  wire \mul_ln59_reg_508[23]_i_5_n_3 ;
  wire \mul_ln59_reg_508[27]_i_2_n_3 ;
  wire \mul_ln59_reg_508[27]_i_3_n_3 ;
  wire \mul_ln59_reg_508[27]_i_4_n_3 ;
  wire \mul_ln59_reg_508[27]_i_5_n_3 ;
  wire \mul_ln59_reg_508[31]_i_2_n_3 ;
  wire \mul_ln59_reg_508[31]_i_3_n_3 ;
  wire \mul_ln59_reg_508[31]_i_4_n_3 ;
  wire \mul_ln59_reg_508[31]_i_5_n_3 ;
  wire \mul_ln59_reg_508_reg[19]_i_1_n_3 ;
  wire \mul_ln59_reg_508_reg[19]_i_1_n_4 ;
  wire \mul_ln59_reg_508_reg[19]_i_1_n_5 ;
  wire \mul_ln59_reg_508_reg[19]_i_1_n_6 ;
  wire \mul_ln59_reg_508_reg[23]_i_1_n_3 ;
  wire \mul_ln59_reg_508_reg[23]_i_1_n_4 ;
  wire \mul_ln59_reg_508_reg[23]_i_1_n_5 ;
  wire \mul_ln59_reg_508_reg[23]_i_1_n_6 ;
  wire \mul_ln59_reg_508_reg[27]_i_1_n_3 ;
  wire \mul_ln59_reg_508_reg[27]_i_1_n_4 ;
  wire \mul_ln59_reg_508_reg[27]_i_1_n_5 ;
  wire \mul_ln59_reg_508_reg[27]_i_1_n_6 ;
  wire \mul_ln59_reg_508_reg[31]_i_1_n_4 ;
  wire \mul_ln59_reg_508_reg[31]_i_1_n_5 ;
  wire \mul_ln59_reg_508_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln59_reg_508_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({lowfreq_accumulate_fu_369_p2[31],lowfreq_accumulate_fu_369_p2[31],lowfreq_accumulate_fu_369_p2[31],lowfreq_accumulate_fu_369_p2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(\dout_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[19]_i_2 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln59_reg_508[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[19]_i_3 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln59_reg_508[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[19]_i_4 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln59_reg_508[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[23]_i_2 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln59_reg_508[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[23]_i_3 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln59_reg_508[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[23]_i_4 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln59_reg_508[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[23]_i_5 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln59_reg_508[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[27]_i_2 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln59_reg_508[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[27]_i_3 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln59_reg_508[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[27]_i_4 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln59_reg_508[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[27]_i_5 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln59_reg_508[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[31]_i_2 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln59_reg_508[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[31]_i_3 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln59_reg_508[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[31]_i_4 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln59_reg_508[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln59_reg_508[31]_i_5 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln59_reg_508[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln59_reg_508_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln59_reg_508_reg[19]_i_1_n_3 ,\mul_ln59_reg_508_reg[19]_i_1_n_4 ,\mul_ln59_reg_508_reg[19]_i_1_n_5 ,\mul_ln59_reg_508_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln59_reg_508[19]_i_2_n_3 ,\mul_ln59_reg_508[19]_i_3_n_3 ,\mul_ln59_reg_508[19]_i_4_n_3 ,\dout_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln59_reg_508_reg[23]_i_1 
       (.CI(\mul_ln59_reg_508_reg[19]_i_1_n_3 ),
        .CO({\mul_ln59_reg_508_reg[23]_i_1_n_3 ,\mul_ln59_reg_508_reg[23]_i_1_n_4 ,\mul_ln59_reg_508_reg[23]_i_1_n_5 ,\mul_ln59_reg_508_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln59_reg_508[23]_i_2_n_3 ,\mul_ln59_reg_508[23]_i_3_n_3 ,\mul_ln59_reg_508[23]_i_4_n_3 ,\mul_ln59_reg_508[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln59_reg_508_reg[27]_i_1 
       (.CI(\mul_ln59_reg_508_reg[23]_i_1_n_3 ),
        .CO({\mul_ln59_reg_508_reg[27]_i_1_n_3 ,\mul_ln59_reg_508_reg[27]_i_1_n_4 ,\mul_ln59_reg_508_reg[27]_i_1_n_5 ,\mul_ln59_reg_508_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln59_reg_508[27]_i_2_n_3 ,\mul_ln59_reg_508[27]_i_3_n_3 ,\mul_ln59_reg_508[27]_i_4_n_3 ,\mul_ln59_reg_508[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln59_reg_508_reg[31]_i_1 
       (.CI(\mul_ln59_reg_508_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln59_reg_508_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln59_reg_508_reg[31]_i_1_n_4 ,\mul_ln59_reg_508_reg[31]_i_1_n_5 ,\mul_ln59_reg_508_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln59_reg_508[31]_i_2_n_3 ,\mul_ln59_reg_508[31]_i_3_n_3 ,\mul_ln59_reg_508[31]_i_4_n_3 ,\mul_ln59_reg_508[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lowfreq_accumulate_fu_369_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,lowfreq_accumulate_fu_369_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_mul_32s_32s_32_2_1_3
   (dout_reg_0,
    E,
    ap_clk,
    grp_fu_391_p0,
    grp_fu_391_p1);
  output [31:0]dout_reg_0;
  input [0:0]E;
  input ap_clk;
  input [31:0]grp_fu_391_p0;
  input [31:0]grp_fu_391_p1;

  wire [0:0]E;
  wire ap_clk;
  wire \dout_reg[16]__0_n_3 ;
  wire [31:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire [31:0]grp_fu_391_p0;
  wire [31:0]grp_fu_391_p1;
  wire \mul_ln46_reg_278[19]_i_2_n_3 ;
  wire \mul_ln46_reg_278[19]_i_3_n_3 ;
  wire \mul_ln46_reg_278[19]_i_4_n_3 ;
  wire \mul_ln46_reg_278[23]_i_2_n_3 ;
  wire \mul_ln46_reg_278[23]_i_3_n_3 ;
  wire \mul_ln46_reg_278[23]_i_4_n_3 ;
  wire \mul_ln46_reg_278[23]_i_5_n_3 ;
  wire \mul_ln46_reg_278[27]_i_2_n_3 ;
  wire \mul_ln46_reg_278[27]_i_3_n_3 ;
  wire \mul_ln46_reg_278[27]_i_4_n_3 ;
  wire \mul_ln46_reg_278[27]_i_5_n_3 ;
  wire \mul_ln46_reg_278[31]_i_2_n_3 ;
  wire \mul_ln46_reg_278[31]_i_3_n_3 ;
  wire \mul_ln46_reg_278[31]_i_4_n_3 ;
  wire \mul_ln46_reg_278[31]_i_5_n_3 ;
  wire \mul_ln46_reg_278_reg[19]_i_1_n_3 ;
  wire \mul_ln46_reg_278_reg[19]_i_1_n_4 ;
  wire \mul_ln46_reg_278_reg[19]_i_1_n_5 ;
  wire \mul_ln46_reg_278_reg[19]_i_1_n_6 ;
  wire \mul_ln46_reg_278_reg[23]_i_1_n_3 ;
  wire \mul_ln46_reg_278_reg[23]_i_1_n_4 ;
  wire \mul_ln46_reg_278_reg[23]_i_1_n_5 ;
  wire \mul_ln46_reg_278_reg[23]_i_1_n_6 ;
  wire \mul_ln46_reg_278_reg[27]_i_1_n_3 ;
  wire \mul_ln46_reg_278_reg[27]_i_1_n_4 ;
  wire \mul_ln46_reg_278_reg[27]_i_1_n_5 ;
  wire \mul_ln46_reg_278_reg[27]_i_1_n_6 ;
  wire \mul_ln46_reg_278_reg[31]_i_1_n_4 ;
  wire \mul_ln46_reg_278_reg[31]_i_1_n_5 ;
  wire \mul_ln46_reg_278_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln46_reg_278_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_391_p1[31],grp_fu_391_p1[31],grp_fu_391_p1[31],grp_fu_391_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_108),
        .Q(dout_reg_0[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(dout_reg_0[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(dout_reg_0[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(dout_reg_0[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(dout_reg_0[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(dout_reg_0[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(dout_reg_0[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(\dout_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_107),
        .Q(dout_reg_0[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_106),
        .Q(dout_reg_0[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(dout_reg_0[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(dout_reg_0[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(dout_reg_0[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(dout_reg_0[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(dout_reg_0[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(dout_reg_0[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(dout_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[19]_i_2 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln46_reg_278[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[19]_i_3 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln46_reg_278[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[19]_i_4 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln46_reg_278[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[23]_i_2 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln46_reg_278[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[23]_i_3 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln46_reg_278[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[23]_i_4 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln46_reg_278[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[23]_i_5 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln46_reg_278[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[27]_i_2 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln46_reg_278[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[27]_i_3 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln46_reg_278[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[27]_i_4 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln46_reg_278[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[27]_i_5 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln46_reg_278[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[31]_i_2 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln46_reg_278[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[31]_i_3 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln46_reg_278[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[31]_i_4 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln46_reg_278[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln46_reg_278[31]_i_5 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln46_reg_278[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln46_reg_278_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln46_reg_278_reg[19]_i_1_n_3 ,\mul_ln46_reg_278_reg[19]_i_1_n_4 ,\mul_ln46_reg_278_reg[19]_i_1_n_5 ,\mul_ln46_reg_278_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,1'b0}),
        .O(dout_reg_0[19:16]),
        .S({\mul_ln46_reg_278[19]_i_2_n_3 ,\mul_ln46_reg_278[19]_i_3_n_3 ,\mul_ln46_reg_278[19]_i_4_n_3 ,\dout_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln46_reg_278_reg[23]_i_1 
       (.CI(\mul_ln46_reg_278_reg[19]_i_1_n_3 ),
        .CO({\mul_ln46_reg_278_reg[23]_i_1_n_3 ,\mul_ln46_reg_278_reg[23]_i_1_n_4 ,\mul_ln46_reg_278_reg[23]_i_1_n_5 ,\mul_ln46_reg_278_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .O(dout_reg_0[23:20]),
        .S({\mul_ln46_reg_278[23]_i_2_n_3 ,\mul_ln46_reg_278[23]_i_3_n_3 ,\mul_ln46_reg_278[23]_i_4_n_3 ,\mul_ln46_reg_278[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln46_reg_278_reg[27]_i_1 
       (.CI(\mul_ln46_reg_278_reg[23]_i_1_n_3 ),
        .CO({\mul_ln46_reg_278_reg[27]_i_1_n_3 ,\mul_ln46_reg_278_reg[27]_i_1_n_4 ,\mul_ln46_reg_278_reg[27]_i_1_n_5 ,\mul_ln46_reg_278_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101}),
        .O(dout_reg_0[27:24]),
        .S({\mul_ln46_reg_278[27]_i_2_n_3 ,\mul_ln46_reg_278[27]_i_3_n_3 ,\mul_ln46_reg_278[27]_i_4_n_3 ,\mul_ln46_reg_278[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln46_reg_278_reg[31]_i_1 
       (.CI(\mul_ln46_reg_278_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln46_reg_278_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln46_reg_278_reg[31]_i_1_n_4 ,\mul_ln46_reg_278_reg[31]_i_1_n_5 ,\mul_ln46_reg_278_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97}),
        .O(dout_reg_0[31:28]),
        .S({\mul_ln46_reg_278[31]_i_2_n_3 ,\mul_ln46_reg_278[31]_i_3_n_3 ,\mul_ln46_reg_278[31]_i_4_n_3 ,\mul_ln46_reg_278[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_391_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_391_p0[31],grp_fu_391_p0[31],grp_fu_391_p0[31],grp_fu_391_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_391_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_391_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both
   (D,
    SIGNAL_IN_TREADY_int_regslice,
    SIGNAL_IN_TVALID_int_regslice,
    ack_in,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    Q,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    SIGNAL_IN_TDATA,
    ap_rst_n);
  output [0:0]D;
  output SIGNAL_IN_TREADY_int_regslice;
  output SIGNAL_IN_TVALID_int_regslice;
  output ack_in;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input [0:0]Q;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [31:0]SIGNAL_IN_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_3 ;
  wire [31:0]B_V_data_1_payload_B;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_1_n_3 ;
  wire [0:0]D;
  wire [0:0]Q;
  wire [31:0]SIGNAL_IN_TDATA;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(SIGNAL_IN_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(SIGNAL_IN_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(SIGNAL_IN_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(Q),
        .I3(SIGNAL_IN_TVALID),
        .I4(ack_in),
        .I5(SIGNAL_IN_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .O(SIGNAL_IN_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hB3B3FFB3)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(ack_in),
        .I4(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(SIGNAL_IN_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_3 ),
        .Q(ack_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(SIGNAL_IN_TREADY_int_regslice),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_2 ),
        .I5(\ap_CS_fsm_reg[1]_3 ),
        .O(D));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_434[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both_5
   (D,
    \B_V_data_1_state_reg[0]_0 ,
    ack_in,
    ap_ready,
    SIGNAL_OUT_TDATA,
    Q,
    SIGNAL_OUT_TREADY,
    ap_start,
    SIGNAL_IN_TVALID_int_regslice,
    SR,
    ap_clk,
    \B_V_data_1_payload_A_reg[31]_0 ,
    ap_rst_n);
  output [2:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output ack_in;
  output ap_ready;
  output [31:0]SIGNAL_OUT_TDATA;
  input [3:0]Q;
  input SIGNAL_OUT_TREADY;
  input ap_start;
  input SIGNAL_IN_TVALID_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_3 ;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_3;
  wire \B_V_data_1_state[0]_i_1__6_n_3 ;
  wire \B_V_data_1_state[1]_i_1__6_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [2:0]D;
  wire [3:0]Q;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [31:0]SIGNAL_OUT_TDATA;
  wire SIGNAL_OUT_TREADY;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(ack_in),
        .I1(Q[2]),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA2AA000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q[2]),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[2]),
        .I3(ack_in),
        .O(\B_V_data_1_state[1]_i_1__6_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_3 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SIGNAL_OUT_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(SIGNAL_OUT_TDATA[9]));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_ready),
        .I1(ap_start),
        .I2(SIGNAL_IN_TVALID_int_regslice),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[1]),
        .I1(ack_in),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hAFEFA0A0)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(SIGNAL_OUT_TREADY),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h80A0)) 
    ap_ready_INST_0
       (.I0(Q[3]),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(ap_ready));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0
   (D,
    Q,
    SIGNAL_IN_TVALID_int_regslice,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    SIGNAL_IN_TKEEP,
    ap_rst_n,
    SIGNAL_IN_TREADY_int_regslice);
  output [3:0]D;
  input [0:0]Q;
  input SIGNAL_IN_TVALID_int_regslice;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [3:0]SIGNAL_IN_TKEEP;
  input ap_rst_n;
  input SIGNAL_IN_TREADY_int_regslice;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1_n_3 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [3:0]D;
  wire [0:0]Q;
  wire [3:0]SIGNAL_IN_TKEEP;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_3 ),
        .D(SIGNAL_IN_TKEEP[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_3 ),
        .D(SIGNAL_IN_TKEEP[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_3 ),
        .D(SIGNAL_IN_TKEEP[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_3 ),
        .D(SIGNAL_IN_TKEEP[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TKEEP[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TKEEP[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TKEEP[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TKEEP[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(SIGNAL_IN_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(SIGNAL_IN_TREADY_int_regslice),
        .I2(SIGNAL_IN_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_440[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_440[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_440[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_440[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_10
   (SIGNAL_OUT_TSTRB,
    SIGNAL_OUT_TREADY,
    Q,
    ack_in,
    SR,
    ap_clk,
    \B_V_data_1_payload_A_reg[3]_0 ,
    ap_rst_n);
  output [3:0]SIGNAL_OUT_TSTRB;
  input SIGNAL_OUT_TREADY;
  input [0:0]Q;
  input ack_in;
  input [0:0]SR;
  input ap_clk;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__2_n_3 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_3;
  wire \B_V_data_1_state[0]_i_1__8_n_3 ;
  wire \B_V_data_1_state[1]_i_1__8_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire SIGNAL_OUT_TREADY;
  wire [3:0]SIGNAL_OUT_TSTRB;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__8_n_3 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__8_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TSTRB[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(SIGNAL_OUT_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TSTRB[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(SIGNAL_OUT_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TSTRB[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(SIGNAL_OUT_TSTRB[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TSTRB[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(SIGNAL_OUT_TSTRB[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_4
   (D,
    Q,
    SIGNAL_IN_TVALID_int_regslice,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    SIGNAL_IN_TSTRB,
    ap_rst_n,
    SIGNAL_IN_TREADY_int_regslice);
  output [3:0]D;
  input [0:0]Q;
  input SIGNAL_IN_TVALID_int_regslice;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [3:0]SIGNAL_IN_TSTRB;
  input ap_rst_n;
  input SIGNAL_IN_TREADY_int_regslice;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__0_n_3 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state[1]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [3:0]D;
  wire [0:0]Q;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire [3:0]SIGNAL_IN_TSTRB;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(SIGNAL_IN_TSTRB[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(SIGNAL_IN_TSTRB[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(SIGNAL_IN_TSTRB[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(SIGNAL_IN_TSTRB[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TSTRB[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TSTRB[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TSTRB[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TSTRB[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(SIGNAL_IN_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(SIGNAL_IN_TREADY_int_regslice),
        .I2(SIGNAL_IN_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_445[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_445[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_445[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_445[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized0_8
   (SIGNAL_OUT_TKEEP,
    SIGNAL_OUT_TREADY,
    Q,
    ack_in,
    SR,
    ap_clk,
    \B_V_data_1_payload_A_reg[3]_0 ,
    ap_rst_n);
  output [3:0]SIGNAL_OUT_TKEEP;
  input SIGNAL_OUT_TREADY;
  input [0:0]Q;
  input ack_in;
  input [0:0]SR;
  input ap_clk;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__1_n_3 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_3;
  wire \B_V_data_1_state[0]_i_1__7_n_3 ;
  wire \B_V_data_1_state[1]_i_1__7_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire [3:0]SIGNAL_OUT_TKEEP;
  wire SIGNAL_OUT_TREADY;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_3 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__7_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TKEEP[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(SIGNAL_OUT_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TKEEP[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(SIGNAL_OUT_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TKEEP[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(SIGNAL_OUT_TKEEP[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TKEEP[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(SIGNAL_OUT_TKEEP[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1
   (D,
    Q,
    SIGNAL_IN_TVALID_int_regslice,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    SIGNAL_IN_TUSER,
    ap_rst_n,
    SIGNAL_IN_TREADY_int_regslice);
  output [1:0]D;
  input [0:0]Q;
  input SIGNAL_IN_TVALID_int_regslice;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [1:0]SIGNAL_IN_TUSER;
  input ap_rst_n;
  input SIGNAL_IN_TREADY_int_regslice;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_3 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state[1]_i_1__2_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [1:0]D;
  wire [0:0]Q;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire [1:0]SIGNAL_IN_TUSER;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(SIGNAL_IN_TUSER[0]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(SIGNAL_IN_TUSER[1]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(SIGNAL_IN_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(SIGNAL_IN_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(SIGNAL_IN_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(SIGNAL_IN_TREADY_int_regslice),
        .I2(SIGNAL_IN_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_450[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_450[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized1_11
   (SIGNAL_OUT_TUSER,
    SIGNAL_OUT_TREADY,
    Q,
    ack_in,
    SR,
    ap_clk,
    \B_V_data_1_payload_A_reg[1]_0 ,
    ap_rst_n);
  output [1:0]SIGNAL_OUT_TUSER;
  input SIGNAL_OUT_TREADY;
  input [0:0]Q;
  input ack_in;
  input [0:0]SR;
  input ap_clk;
  input [1:0]\B_V_data_1_payload_A_reg[1]_0 ;
  input ap_rst_n;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_A[1]_i_1__0_n_3 ;
  wire [1:0]\B_V_data_1_payload_A_reg[1]_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_B[1]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_3;
  wire \B_V_data_1_state[0]_i_1__9_n_3 ;
  wire \B_V_data_1_state[1]_i_1__9_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire SIGNAL_OUT_TREADY;
  wire [1:0]SIGNAL_OUT_TUSER;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [0]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[1]_i_1__0 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [1]),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[1]_i_1__0 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__9_n_3 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__9_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(SIGNAL_OUT_TUSER[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TUSER[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(SIGNAL_OUT_TUSER[1]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2
   (SIGNAL_IN_TLAST_int_regslice,
    Q,
    SIGNAL_IN_TVALID_int_regslice,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    ap_rst_n,
    SIGNAL_IN_TREADY_int_regslice,
    SIGNAL_IN_TLAST);
  output SIGNAL_IN_TLAST_int_regslice;
  input [0:0]Q;
  input SIGNAL_IN_TVALID_int_regslice;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input SIGNAL_IN_TREADY_int_regslice;
  input [0:0]SIGNAL_IN_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state[1]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire [0:0]SIGNAL_IN_TLAST;
  wire SIGNAL_IN_TLAST_int_regslice;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(SIGNAL_IN_TLAST),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(SIGNAL_IN_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(SIGNAL_IN_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(SIGNAL_IN_TREADY_int_regslice),
        .I2(SIGNAL_IN_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_455[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(SIGNAL_IN_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized2_9
   (SIGNAL_OUT_TLAST,
    SIGNAL_OUT_TREADY,
    Q,
    ack_in,
    SR,
    ap_clk,
    ap_rst_n,
    tmp_last_V_reg_455);
  output [0:0]SIGNAL_OUT_TLAST;
  input SIGNAL_OUT_TREADY;
  input [0:0]Q;
  input ack_in;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input tmp_last_V_reg_455;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_3;
  wire \B_V_data_1_state[0]_i_1__10_n_3 ;
  wire \B_V_data_1_state[1]_i_1__10_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire [0:0]SIGNAL_OUT_TLAST;
  wire SIGNAL_OUT_TREADY;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire tmp_last_V_reg_455;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(tmp_last_V_reg_455),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(tmp_last_V_reg_455),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_3 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__10_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(SIGNAL_OUT_TLAST));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3
   (D,
    Q,
    SIGNAL_IN_TVALID_int_regslice,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    SIGNAL_IN_TID,
    ap_rst_n,
    SIGNAL_IN_TREADY_int_regslice);
  output [4:0]D;
  input [0:0]Q;
  input SIGNAL_IN_TVALID_int_regslice;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [4:0]SIGNAL_IN_TID;
  input ap_rst_n;
  input SIGNAL_IN_TREADY_int_regslice;

  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[4]_i_1_n_3 ;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state[1]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [4:0]D;
  wire [0:0]Q;
  wire [4:0]SIGNAL_IN_TID;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[4]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1_n_3 ),
        .D(SIGNAL_IN_TID[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1_n_3 ),
        .D(SIGNAL_IN_TID[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1_n_3 ),
        .D(SIGNAL_IN_TID[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1_n_3 ),
        .D(SIGNAL_IN_TID[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1_n_3 ),
        .D(SIGNAL_IN_TID[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[4]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TID[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TID[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TID[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TID[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TID[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(SIGNAL_IN_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(SIGNAL_IN_TREADY_int_regslice),
        .I2(SIGNAL_IN_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_460[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_460[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_460[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_460[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_460[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized3_7
   (SIGNAL_OUT_TID,
    SIGNAL_OUT_TREADY,
    Q,
    ack_in,
    SR,
    ap_clk,
    \B_V_data_1_payload_A_reg[4]_0 ,
    ap_rst_n);
  output [4:0]SIGNAL_OUT_TID;
  input SIGNAL_OUT_TREADY;
  input [0:0]Q;
  input ack_in;
  input [0:0]SR;
  input ap_clk;
  input [4:0]\B_V_data_1_payload_A_reg[4]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[4]_i_1__0_n_3 ;
  wire [4:0]\B_V_data_1_payload_A_reg[4]_0 ;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_3;
  wire \B_V_data_1_state[0]_i_1__11_n_3 ;
  wire \B_V_data_1_state[1]_i_1__11_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire [4:0]SIGNAL_OUT_TID;
  wire SIGNAL_OUT_TREADY;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[4]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[4]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[4]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__11_n_3 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__11_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__11_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(SIGNAL_OUT_TID[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TID[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(SIGNAL_OUT_TID[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TID[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(SIGNAL_OUT_TID[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TID[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(SIGNAL_OUT_TID[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TID[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(SIGNAL_OUT_TID[4]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4
   (D,
    Q,
    SIGNAL_IN_TVALID_int_regslice,
    ap_start,
    SIGNAL_IN_TVALID,
    SR,
    ap_clk,
    SIGNAL_IN_TDEST,
    ap_rst_n,
    SIGNAL_IN_TREADY_int_regslice);
  output [5:0]D;
  input [0:0]Q;
  input SIGNAL_IN_TVALID_int_regslice;
  input ap_start;
  input SIGNAL_IN_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [5:0]SIGNAL_IN_TDEST;
  input ap_rst_n;
  input SIGNAL_IN_TREADY_int_regslice;

  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[5]_i_1_n_3 ;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_3;
  wire \B_V_data_1_state[0]_i_1__5_n_3 ;
  wire \B_V_data_1_state[1]_i_1__5_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [5:0]D;
  wire [0:0]Q;
  wire [5:0]SIGNAL_IN_TDEST;
  wire SIGNAL_IN_TREADY_int_regslice;
  wire SIGNAL_IN_TVALID;
  wire SIGNAL_IN_TVALID_int_regslice;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[5]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1_n_3 ),
        .D(SIGNAL_IN_TDEST[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1_n_3 ),
        .D(SIGNAL_IN_TDEST[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1_n_3 ),
        .D(SIGNAL_IN_TDEST[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1_n_3 ),
        .D(SIGNAL_IN_TDEST[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1_n_3 ),
        .D(SIGNAL_IN_TDEST[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1_n_3 ),
        .D(SIGNAL_IN_TDEST[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[5]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDEST[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDEST[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDEST[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDEST[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDEST[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(SIGNAL_IN_TDEST[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(SIGNAL_IN_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(SIGNAL_IN_TREADY_int_regslice),
        .I2(SIGNAL_IN_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(Q),
        .I1(SIGNAL_IN_TVALID_int_regslice),
        .I2(ap_start),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(SIGNAL_IN_TVALID),
        .O(\B_V_data_1_state[1]_i_1__5_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_465[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_465[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_465[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_465[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_465[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_465[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_equalizer_regslice_both__parameterized4_6
   (SIGNAL_OUT_TDEST,
    SIGNAL_OUT_TREADY,
    Q,
    ack_in,
    SR,
    ap_clk,
    \B_V_data_1_payload_A_reg[5]_0 ,
    ap_rst_n);
  output [5:0]SIGNAL_OUT_TDEST;
  input SIGNAL_OUT_TREADY;
  input [0:0]Q;
  input ack_in;
  input [0:0]SR;
  input ap_clk;
  input [5:0]\B_V_data_1_payload_A_reg[5]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[5]_i_1__0_n_3 ;
  wire [5:0]\B_V_data_1_payload_A_reg[5]_0 ;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__12_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__12_n_3;
  wire \B_V_data_1_state[0]_i_1__12_n_3 ;
  wire \B_V_data_1_state[1]_i_1__12_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire [5:0]SIGNAL_OUT_TDEST;
  wire SIGNAL_OUT_TREADY;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[5]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[5]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[5]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__12
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__12_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__12_n_3),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__12
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__12_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__12_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__12 
       (.I0(ap_rst_n),
        .I1(SIGNAL_OUT_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__12_n_3 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__12 
       (.I0(SIGNAL_OUT_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__12_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__12_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__12_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(SIGNAL_OUT_TDEST[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TDEST[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(SIGNAL_OUT_TDEST[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TDEST[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(SIGNAL_OUT_TDEST[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TDEST[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(SIGNAL_OUT_TDEST[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TDEST[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(SIGNAL_OUT_TDEST[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SIGNAL_OUT_TDEST[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(SIGNAL_OUT_TDEST[5]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
