module demux(input a,s, output x,y);
  wire w;
  assign w= ~s;
  assign x = a&w;
  assign y= a&s;
endmodule
