
---------- Begin Simulation Statistics ----------
final_tick                                56126345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 917684                       # Number of bytes of host memory used
host_seconds                                  1570.68                       # Real time elapsed on the host
host_tick_rate                               35733703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.056126                       # Number of seconds simulated
sim_ticks                                 56126345000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 165158757                       # number of cc regfile reads
system.cpu.cc_regfile_writes                155195264                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 86128199                       # Number of Instructions Simulated
system.cpu.committedInsts::total            186128199                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  178386610                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              341477426                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.122527                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.303321                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.603093                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1451308                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1098785                       # number of floating regfile writes
system.cpu.idleCycles                           43391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               576133                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10104313                       # Number of branches executed
system.cpu.iew.exec_branches::1              24317635                       # Number of branches executed
system.cpu.iew.exec_branches::total          34421948                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.087307                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25787369                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  42612614                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              68399983                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9978851                       # Number of stores executed
system.cpu.iew.exec_stores::1                19405211                       # Number of stores executed
system.cpu.iew.exec_stores::total            29384062                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1307195                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39542222                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                400                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             29802360                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           351308094                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15808518                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           23207403                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       39015921                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            876777                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             346558550                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2526                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5018                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 599431                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15350                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           7445                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       246765                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         329368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              196365071                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              169611763                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          365976834                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  164720658                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  181388442                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              346109100                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.645584                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.677966                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.660591                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              126770138                       # num instructions producing a value
system.cpu.iew.wb_producers::1              114991036                       # num instructions producing a value
system.cpu.iew.wb_producers::total          241761174                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.467409                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.615894                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.083303                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   164756731                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   181678929                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               346435660                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                557187146                       # number of integer regfile reads
system.cpu.int_regfile_writes               286999217                       # number of integer regfile writes
system.cpu.ipc::0                            0.890847                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.767271                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.658118                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3602512      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129798674     78.47%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5575653      3.37%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184161      0.11%     84.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               97864      0.06%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   96      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  863      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  487      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178149      0.11%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                122      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             15931601      9.63%     93.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9703778      5.87%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27012      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         320161      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165421157                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           4112444      2.26%      2.26% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             134216664     73.71%     75.97% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               853099      0.47%     76.44% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  7272      0.00%     76.45% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               18699      0.01%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  756      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 8476      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  249      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               35202      0.02%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  7      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd              14      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           23025      0.01%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              1      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             22432071     12.32%     88.81% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            18622923     10.23%     99.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          879283      0.48%     99.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         865926      0.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              182076112                       # Type of FU issued
system.cpu.iq.FU_type::total                347497269      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 6374499                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8891162                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2337159                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3681633                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 49946700                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 43365977                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             93312677                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.143733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.124795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.268528                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                57435893     61.55%     61.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6255882      6.70%     68.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   10170      0.01%     68.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                246052      0.26%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    270      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   6166      0.01%     68.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    154      0.00%     68.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  8167      0.01%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt              8860      0.01%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4250930      4.56%     73.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              23280062     24.95%     98.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            484551      0.52%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1325484      1.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              501264972                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          966998723                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    343771941                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         357464518                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  351306481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 347497269                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1613                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9830621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            828895                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            907                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12493536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     112209300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.096867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.457853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5549350      4.95%      4.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7657135      6.82%     11.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27488724     24.50%     36.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26089988     23.25%     59.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            25453521     22.68%     82.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15748182     14.03%     96.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3570382      3.18%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              600708      0.54%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               51310      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       112209300                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.095670                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            142352                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           173739                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16178321                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10174366                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            695430                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1545013                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             23363901                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            19627994                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               122600105                       # number of misc regfile reads
system.cpu.numCycles                        112252691                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       343018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       687611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            407                       # Total number of snoops made to the snoop filter.
sim_insts                                   186128199                       # Number of instructions simulated
sim_ops                                     341477426                       # Number of ops (including micro ops) simulated
host_inst_rate                                 118501                       # Simulator instruction rate (inst/s)
host_op_rate                                   217407                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                35584049                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26696034                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            651048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25751764                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25563007                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.267013                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2342030                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1564                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          274425                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             162647                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           111778                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         5142                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         8563504                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            564171                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    112205532                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.043321                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.514518                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17064479     15.21%     15.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        22847362     20.36%     35.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        17281352     15.40%     50.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12992589     11.58%     62.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        13232334     11.79%     74.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7842348      6.99%     81.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5346262      4.76%     86.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3919503      3.49%     89.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        11679303     10.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    112205532                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          86128199                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     186128199                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           178386610                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       341477426                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 41138506                       # Number of memory references committed
system.cpu.commit.memRefs::total             66649685                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   22460959                       # Number of loads committed
system.cpu.commit.loads::total               38029269                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      424                       # Number of memory barriers committed
system.cpu.commit.membars::total                  442                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                24153356                       # Number of branches committed
system.cpu.commit.branches::total            34199008                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  896523                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1475430                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                174516346                       # Number of committed integer instructions.
system.cpu.commit.integer::total            333950792                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2160283                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2267950                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      3820346      2.14%      2.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    132490083     74.27%     76.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       849470      0.48%     76.89% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         6822      0.00%     76.89% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        15947      0.01%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          720      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         8004      0.00%     76.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     76.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          226      0.00%     76.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        34787      0.02%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            7      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd           11      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        21679      0.01%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            1      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     22051731     12.36%     89.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     18273201     10.24%     99.54% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       409228      0.23%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       404346      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    178386610                       # Class of committed instruction
system.cpu.commit.committedInstType::total    341477426      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      11679303                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     65038315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65038315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65161701                       # number of overall hits
system.cpu.dcache.overall_hits::total        65161701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       196314                       # number of overall misses
system.cpu.dcache.overall_misses::total        196314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3709107496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3709107496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3709107496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3709107496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     65229814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     65229814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     65358015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65358015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003004                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19368.808694                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19368.808694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18893.749279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18893.749279                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             564                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.847518                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       171182                       # number of writebacks
system.cpu.dcache.writebacks::total            171182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23855                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23855                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23855                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23855                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       167644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       167644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       172235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       172235                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3336886997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3336886997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3405990497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3405990497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19904.601399                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19904.601399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19775.251819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19775.251819                       # average overall mshr miss latency
system.cpu.dcache.replacements                 171182                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36523032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36523032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    852497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    852497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36607431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36607431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10100.795033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10100.795033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        60592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    588074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    588074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9705.472670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9705.472670                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     28515283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28515283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       107100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       107100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2856610496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2856610496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28622383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28622383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26672.366909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26672.366909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       107052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       107052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2748812997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2748812997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25677.362375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25677.362375                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       123386                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        123386                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       128201                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       128201                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.037558                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.037558                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4591                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4591                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     69103500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     69103500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035811                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035811                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15051.949466                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15051.949466                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.791956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65333946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            172206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.394133                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.791956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         130888236                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        130888236                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                111445710                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13580071                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  93815763                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               4977625                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 599431                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             25318561                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 87576                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              353701060                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2031695                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    39024050                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    29393398                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         18873                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         43085                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             536753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      194834251                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35584049                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28067684                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     111334142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  686372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       7012                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                17428                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  61546926                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31942                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     5384                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          112209300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.194175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.904478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14348034     12.79%     12.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 15060253     13.42%     26.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 13721593     12.23%     38.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10129239      9.03%     47.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9225941      8.22%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 49724240     44.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            112209300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.317000                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.735676                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     61368310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         61368310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     61368310                       # number of overall hits
system.cpu.icache.overall_hits::total        61368310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       178273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         178273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       178273                       # number of overall misses
system.cpu.icache.overall_misses::total        178273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1683386248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1683386248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1683386248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1683386248                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     61546583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61546583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     61546583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61546583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002897                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002897                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002897                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002897                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9442.743702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9442.743702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9442.743702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9442.743702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       171727                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              9508                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.061317                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    31.562500                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       171828                       # number of writebacks
system.cpu.icache.writebacks::total            171828                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5907                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5907                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5907                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5907                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       172366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       172366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       172366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       172366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1535421803                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1535421803                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1535421803                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1535421803                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002801                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002801                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002801                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002801                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8907.915732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8907.915732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8907.915732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8907.915732                       # average overall mshr miss latency
system.cpu.icache.replacements                 171828                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     61368310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        61368310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       178273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        178273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1683386248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1683386248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     61546583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61546583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9442.743702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9442.743702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5907                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5907                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       172366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       172366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1535421803                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1535421803                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002801                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002801                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8907.915732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8907.915732                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.806980                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            61540676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            172366                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            357.034891                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.806980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         123265532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        123265532                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    61552400                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         38669                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       39872                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  610009                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   46                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1046                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 231497                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  918                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     2235314                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  902939                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1611                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                6399                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 950447                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 4222                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    340                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  56126345000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 599431                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                115536243                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2030838                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            273                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  95509484                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10742331                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              352111435                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                649380                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                428952                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1524835                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                8123478                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          159967                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           451267146                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   861021328                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                566571114                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1583695                       # Number of floating rename lookups
system.cpu.rename.committedMaps             438076632                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13190434                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8785619                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1102341129                       # The number of ROB reads
system.cpu.rob.writes                       701471796                       # The number of ROB writes
system.cpu.thread0.numInsts                  86128199                       # Number of Instructions committed
system.cpu.thread0.numOps                   178386610                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               168833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               144110                       # number of demand (read+write) hits
system.l2.demand_hits::total                   312943                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              168833                       # number of overall hits
system.l2.overall_hits::.cpu.data              144110                       # number of overall hits
system.l2.overall_hits::total                  312943                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              28096                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31597                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3501                       # number of overall misses
system.l2.overall_misses::.cpu.data             28096                       # number of overall misses
system.l2.overall_misses::total                 31597                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    253707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2207528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2461235500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    253707000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2207528500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2461235500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           172334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           172206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               344540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          172334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          172206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              344540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.020315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.163153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091708                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.020315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.163153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091708                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72467.009426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78570.917568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77894.594424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72467.009426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78570.917568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77894.594424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        54                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               19531                       # number of writebacks
system.l2.writebacks::total                     19531                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  97                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 97                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         27999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        27999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        56116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87616                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    232701000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2023593500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2256294500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    232701000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2023593500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3453348283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5709642783                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.162590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.162590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66467.009426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72273.777635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71628.396825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66467.009426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72273.777635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61539.459031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65166.667994                       # average overall mshr miss latency
system.l2.replacements                          22364                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       159786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           159786                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       159786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       159786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       183215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           183215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       183215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       183215                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        56116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          56116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3453348283                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3453348283                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61539.459031                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61539.459031                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               29                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             80750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26285                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2061743000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2061743000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        107035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.245574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78438.006468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78438.006468                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           91                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               91                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        26194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1888775000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1888775000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.244724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.244724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72107.161945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72107.161945                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         168833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             168833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    253707000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    253707000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       172334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         172334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.020315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72467.009426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72467.009426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    232701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    232701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66467.009426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66467.009426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    145785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    145785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        65171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         65171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        80500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        80500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    134818500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    134818500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74691.689751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74691.689751                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  668958                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              668960                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 58584                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 58173.061259                       # Cycle average of tags in use
system.l2.tags.total_refs                      743537                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.458896                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     111.102105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2771.623545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12430.270117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 42860.065492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.042292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.189671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.653993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.887650                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         39941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        39933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25594                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609451                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11089020                       # Number of tag accesses
system.l2.tags.data_accesses                 11089020                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     19531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     27989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     56056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029008062500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203210                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19531                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87564                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19531                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.349587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.373375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1628.197925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1209     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.126446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.118675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.523756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1137     93.97%     93.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.50%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      4.88%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.33%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5604096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1249984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   54508895000                       # Total gap between requests
system.mem_ctrls.avgGap                     508977.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       224064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1791296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3587584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1248832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3992135.956830967683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 31915422.249569252133                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 63919786.688408091664                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 22250371.015607733279                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3501                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        27999                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        56064                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        19531                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    102756580                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    986002368                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1709568430                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 711617572500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29350.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35215.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30493.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  36435286.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       224064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1791936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3588096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5604096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       224064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       224064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1249984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1249984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3501                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        27999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        56064                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          87564                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3992136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     31926825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     63928909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99847870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3992136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3992136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     22270896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        22270896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     22270896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3992136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     31926825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     63928909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       122118766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                87546                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               19513                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1267                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1156839878                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             437730000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2798327378                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13214.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31964.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77996                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10370                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   366.542342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   213.981560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.612702                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5532     29.59%     29.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5107     27.32%     56.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2405     12.87%     69.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          571      3.05%     72.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          381      2.04%     74.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          328      1.75%     76.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          272      1.46%     78.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          307      1.64%     79.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3790     20.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5602944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1248832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.827345                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               22.250371                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        62375040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33153120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      306206040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47580300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4430325120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4814152740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17498493120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27192285480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   484.483454                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  45413783962                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1874080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8838481038                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        71092980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        37786815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      318872400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54277560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4430325120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5242198800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17138033280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27292586955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   486.270520                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44473932252                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1874080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9778332748                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61370                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19531                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2479                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26194                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61370                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       197138                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       197138                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 197138                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6854080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6854080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6854080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87564                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           231100856                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459321276                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            237537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       179317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       183224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2833                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           107035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          107035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        172366                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        65171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       516528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       515652                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1032180                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     22026368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21976832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               44003200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           85679                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1252032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           430248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 429730     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    518      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             430248                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56126345000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          686815500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         258557982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         258332482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
