#ifndef STM32F411CEU6_PERIPHERAL

#define STM32F411CEU6_PERIPHERAL

/* This library is designed just for STMF411 CEU6 Black Pill Board so, all the registers for
STM32F411 series are not defined and not used.
*/


#define PERIPH_BASE										(0x40000000UL)
#define APB1_BASE										(PERIPH_BASE)
#define AHB1_OFFSET										(0x00020000UL)
#define AHB1_BASE										(PERIPH_BASE + AHB1_OFFSET)
#define GPIOA_BASE_OFFSET								(0x00UL)
#define GPIOA_BASE										(AHB1_BASE + GPIOA_BASE_OFFSET)
#define GPIOB_BASE_OFFSET								(0x0400UL)
#define GPIOB_BASE										(AHB1_BASE + GPIOB_BASE_OFFSET)
#define GPIOC_BASE_OFFSET								(0x0800UL)
#define GPIOC_BASE										(AHB1_BASE + GPIOC_BASE_OFFSET)

// RCC Clock Enabling Registers
#define RCC_OFFSET										(0x3800UL)
#define RCC_BASE										(AHB1_BASE + RCC_OFFSET)
#define AHB1EN_R_OFFSET									(0x30UL)
#define RCC_AHB1EN_R									(RCC_BASE + AHB1EN_R_OFFSET)


// Peripheral Mode Selection Registers
#define MODE_R_OFFSET									(0x00UL)
#define GPIOA_MODE_R									(GPIOA_BASE + MODE_R_OFFSET)

#define RCC_AHB1ENR_GPIOA_MASK							(0x01UL<<0)
#define RCC_AHB1ENR_GPIOB_MASK							(0x01UL<<1)
#define RCC_AHB1ENR_GPIOC_MASK							(0x01UL<<2)


#endif
