{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622944738429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622944738429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 22:58:58 2021 " "Processing started: Sat Jun 05 22:58:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622944738429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622944738429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11 -c Lab11 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11 -c Lab11 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622944738429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622944738812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622944738812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab11-Lab11_arch " "Found design unit 1: Lab11-Lab11_arch" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622944749523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab11 " "Found entity 1: Lab11" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622944749523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622944749523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab11_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab11_tb-Lab11_tb_arch " "Found design unit 1: Lab11_tb-Lab11_tb_arch" {  } { { "Lab11_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622944749525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab11_tb " "Found entity 1: Lab11_tb" {  } { { "Lab11_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622944749525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622944749525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab11 " "Elaborating entity \"Lab11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622944749560 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(19) " "VHDL Process Statement warning at Lab11.vhd(19): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(20) " "VHDL Process Statement warning at Lab11.vhd(20): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(21) " "VHDL Process Statement warning at Lab11.vhd(21): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(22) " "VHDL Process Statement warning at Lab11.vhd(22): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(23) " "VHDL Process Statement warning at Lab11.vhd(23): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(24) " "VHDL Process Statement warning at Lab11.vhd(24): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(25) " "VHDL Process Statement warning at Lab11.vhd(25): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(26) " "VHDL Process Statement warning at Lab11.vhd(26): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(27) " "VHDL Process Statement warning at Lab11.vhd(27): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(28) " "VHDL Process Statement warning at Lab11.vhd(28): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749561 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(29) " "VHDL Process Statement warning at Lab11.vhd(29): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(30) " "VHDL Process Statement warning at Lab11.vhd(30): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(31) " "VHDL Process Statement warning at Lab11.vhd(31): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(32) " "VHDL Process Statement warning at Lab11.vhd(32): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(33) " "VHDL Process Statement warning at Lab11.vhd(33): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(34) " "VHDL Process Statement warning at Lab11.vhd(34): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Lab11.vhd(37) " "VHDL Process Statement warning at Lab11.vhd(37): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Valor de data = 0\" Lab11.vhd(37) " "VHDL Report Statement at Lab11.vhd(37): \"Valor de data = 0\" (NOTE)" {  } { { "Lab11.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB11/q1 - lab11/Projeto/Lab11.vhd" 37 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1622944749562 "|Lab11"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622944749667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 22:59:09 2021 " "Processing ended: Sat Jun 05 22:59:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622944749667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622944749667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622944749667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622944749666 ""}
