Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul  6 01:19:25 2022
| Host         : gautham-Inspiron-5570 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_nexys4ddr_timing.rpt
| Design       : digilent_nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.662        0.000                      0                31405        0.049        0.000                      0                31405        0.264        0.000                       0                 11188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk100                              {0.000 5.000}        10.000          100.000         
  soc_builder_subfragments_mmcm_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0                   {0.000 6.667}        13.333          75.000          
  soc_crg_clkout1                   {0.000 3.333}        6.667           150.000         
  soc_crg_clkout2                   {1.667 5.000}        6.667           150.000         
  soc_crg_clkout3                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                    8.419        0.000                      0                    7        0.302        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_subfragments_mmcm_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                         0.662        0.000                      0                31384        0.049        0.000                      0                31384        5.417        0.000                       0                 11087  
  soc_crg_clkout1                                                                                                                                                                     4.511        0.000                       0                    75  
  soc_crg_clkout2                                                                                                                                                                     4.511        0.000                       0                     4  
  soc_crg_clkout3                         0.878        0.000                      0                   14        0.221        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.456ns (30.248%)  route 1.052ns (69.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     9.549 r  FDCE_4/Q
                         net (fo=1, routed)           1.052    10.601    soc_builder_subfragments_reset4
    SLICE_X38Y128        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.897    19.071    
                         clock uncertainty           -0.035    19.036    
    SLICE_X38Y128        FDCE (Setup_fdce_C_D)       -0.016    19.020    FDCE_5
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.574%)  route 0.619ns (56.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.919ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.478     9.571 r  FDCE_5/Q
                         net (fo=1, routed)           0.619    10.190    soc_builder_subfragments_reset5
    SLICE_X38Y128        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.919    19.093    
                         clock uncertainty           -0.035    19.058    
    SLICE_X38Y128        FDCE (Setup_fdce_C_D)       -0.216    18.842    FDCE_6
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.240%)  route 0.627ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.518     9.611 r  FDCE/Q
                         net (fo=1, routed)           0.627    10.238    soc_builder_subfragments_reset0
    SLICE_X39Y128        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.897    19.071    
                         clock uncertainty           -0.035    19.036    
    SLICE_X39Y128        FDCE (Setup_fdce_C_D)       -0.067    18.969    FDCE_1
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.638%)  route 0.617ns (54.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.919ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.518     9.611 r  FDCE_6/Q
                         net (fo=1, routed)           0.617    10.228    soc_builder_subfragments_reset6
    SLICE_X38Y128        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.919    19.093    
                         clock uncertainty           -0.035    19.058    
    SLICE_X38Y128        FDCE (Setup_fdce_C_D)       -0.028    19.030    FDCE_7
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.414%)  route 0.645ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.919ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     9.549 r  FDCE_3/Q
                         net (fo=1, routed)           0.645    10.194    soc_builder_subfragments_reset3
    SLICE_X39Y128        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.919    19.093    
                         clock uncertainty           -0.035    19.058    
    SLICE_X39Y128        FDCE (Setup_fdce_C_D)       -0.058    19.000    FDCE_4
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.919ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     9.549 r  FDCE_2/Q
                         net (fo=1, routed)           0.640    10.189    soc_builder_subfragments_reset2
    SLICE_X39Y128        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.919    19.093    
                         clock uncertainty           -0.035    19.058    
    SLICE_X39Y128        FDCE (Setup_fdce_C_D)       -0.061    18.997    FDCE_3
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.537%)  route 0.616ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 18.174 - 10.000 ) 
    Source Clock Delay      (SCD):    9.093ns
    Clock Pessimism Removal (CPR):    0.919ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           3.393     9.093    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     9.549 r  FDCE_1/Q
                         net (fo=1, routed)           0.616    10.165    soc_builder_subfragments_reset1
    SLICE_X39Y128        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    15.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    15.336 r  clk100_inst/O
                         net (fo=9, routed)           2.838    18.174    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.919    19.093    
                         clock uncertainty           -0.035    19.058    
    SLICE_X39Y128        FDCE (Setup_fdce_C_D)       -0.081    18.977    FDCE_2
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.164     3.120 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     3.321    soc_builder_subfragments_reset6
    SLICE_X38Y128        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.789     2.956    
    SLICE_X38Y128        FDCE (Hold_fdce_C_D)         0.063     3.019    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     3.097 r  FDCE_1/Q
                         net (fo=1, routed)           0.228     3.325    soc_builder_subfragments_reset1
    SLICE_X39Y128        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.789     2.956    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.066     3.022    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     3.097 r  FDCE_3/Q
                         net (fo=1, routed)           0.236     3.333    soc_builder_subfragments_reset3
    SLICE_X39Y128        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.789     2.956    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.072     3.028    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.160%)  route 0.225ns (57.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.164     3.120 r  FDCE/Q
                         net (fo=1, routed)           0.225     3.345    soc_builder_subfragments_reset0
    SLICE_X39Y128        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.776     2.969    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.070     3.039    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     3.097 r  FDCE_2/Q
                         net (fo=1, routed)           0.236     3.333    soc_builder_subfragments_reset2
    SLICE_X39Y128        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.789     2.956    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.070     3.026    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.786%)  route 0.224ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.148     3.104 r  FDCE_5/Q
                         net (fo=1, routed)           0.224     3.328    soc_builder_subfragments_reset5
    SLICE_X38Y128        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.789     2.956    
    SLICE_X38Y128        FDCE (Hold_fdce_C_D)        -0.001     2.955    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.565%)  route 0.411ns (74.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           1.296     2.956    soc_crg_clkin
    SLICE_X39Y128        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     3.097 r  FDCE_4/Q
                         net (fo=1, routed)           0.411     3.507    soc_builder_subfragments_reset4
    SLICE_X38Y128        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           1.546     3.744    soc_crg_clkin
    SLICE_X38Y128        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.776     2.969    
    SLICE_X38Y128        FDCE (Hold_fdce_C_D)         0.060     3.029    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y128    FDCE/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y128    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y128    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y128    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X39Y128    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y128    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y128    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X38Y128    FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE_7/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X39Y128    FDCE_4/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE_5/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE_6/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X38Y128    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_subfragments_mmcm_fb
  To Clock:  soc_builder_subfragments_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_subfragments_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 Cfu/a06_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m06/prod3[-1111111111]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 1.067ns (8.561%)  route 11.396ns (91.439%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.885ns = ( 23.219 - 13.333 ) 
    Source Clock Delay      (SCD):    10.685ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.804    10.685    Cfu/out
    SLICE_X71Y44         FDRE                                         r  Cfu/a06_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.419    11.104 r  Cfu/a06_reg[3]/Q
                         net (fo=128, routed)        11.396    22.500    Cfu/m06/a06[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.299    22.799 r  Cfu/m06/prod3[-1111111111]_i_5__2/O
                         net (fo=1, routed)           0.000    22.799    Cfu/m06/prod3[-1111111111]_i_5__2_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I1_O)      0.245    23.044 r  Cfu/m06/prod3[-1111111111]_i_2__1/O
                         net (fo=1, routed)           0.000    23.044    Cfu/m06/prod3[-1111111111]_i_2__1_n_0
    SLICE_X1Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.148 r  Cfu/m06/prod3[-1111111111]_i_1__2/O
                         net (fo=1, routed)           0.000    23.148    Cfu/m06/prod3[-1111111111]_i_1__2_n_0
    SLICE_X1Y82          FDRE                                         r  Cfu/m06/prod3[-1111111111]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.594    23.219    Cfu/m06/out
    SLICE_X1Y82          FDRE                                         r  Cfu/m06/prod3[-1111111111]/C
                         clock pessimism              0.598    23.816    
                         clock uncertainty           -0.070    23.747    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.064    23.811    Cfu/m06/prod3[-1111111111]
  -------------------------------------------------------------------
                         required time                         23.811    
                         arrival time                         -23.148    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.601ns  (logic 3.729ns (32.143%)  route 7.872ns (67.857%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.819ns = ( 23.152 - 13.333 ) 
    Source Clock Delay      (SCD):    10.504ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.623    10.504    VexRiscv/stageB_flusher_counter_reg[10]_inv_1
    SLICE_X41Y139        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.419    10.923 r  VexRiscv/decode_to_execute_RS1_reg[0]/Q
                         net (fo=201, routed)         1.419    12.342    VexRiscv/dataCache_1/out[0]
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.327    12.669 r  VexRiscv/dataCache_1/stageA_mask[0]_i_2/O
                         net (fo=10, routed)          0.829    13.497    VexRiscv/dataCache_1/decode_to_execute_INSTRUCTION_reg[15]
    SLICE_X49Y141        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.857    14.354 r  VexRiscv/dataCache_1/ways_0_tags_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.354    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1[0]
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.468    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_28_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.582 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.582    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_27_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.696 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.696    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_26_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.810    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.924 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.924    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.038 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.038    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X49Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.351 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_5/O[3]
                         net (fo=2, routed)           0.508    15.859    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X48Y147        LUT5 (Prop_lut5_I1_O)        0.306    16.165 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.601    16.766    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X48Y142        LUT6 (Prop_lut6_I1_O)        0.124    16.890 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_50/O
                         net (fo=1, routed)           0.700    17.590    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_50_n_0
    SLICE_X55Y142        LUT5 (Prop_lut5_I2_O)        0.124    17.714 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_30/O
                         net (fo=9, routed)           1.044    18.757    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_inc_reg_0
    SLICE_X63Y137        LUT3 (Prop_lut3_I2_O)        0.119    18.876 r  VexRiscv/dataCache_1/banks_0_reg_i_34/O
                         net (fo=30, routed)          1.006    19.882    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[11]
    SLICE_X58Y140        LUT6 (Prop_lut6_I5_O)        0.332    20.214 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_18/O
                         net (fo=2, routed)           0.661    20.876    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_18_n_0
    SLICE_X56Y136        LUT6 (Prop_lut6_I0_O)        0.124    21.000 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_5/O
                         net (fo=2, routed)           1.106    22.105    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[7]
    RAMB18_X1Y50         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.528    23.152    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB18_X1Y50         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
                         clock pessimism              0.597    23.749    
                         clock uncertainty           -0.070    23.679    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.113    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.113    
                         arrival time                         -22.105    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 Cfu/m01/prod1[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.972ns  (logic 4.688ns (39.158%)  route 7.284ns (60.842%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.116 - 13.333 ) 
    Source Clock Delay      (SCD):    10.678ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.797    10.678    Cfu/m01/out
    SLICE_X54Y47         FDRE                                         r  Cfu/m01/prod1[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.518    11.196 f  Cfu/m01/prod1[-1111111108]/Q
                         net (fo=19, routed)          1.485    12.681    Cfu/m01/prod1[-1111111108]_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.150    12.831 r  Cfu/m01/prod[7]_i_46__12/O
                         net (fo=1, routed)           1.170    14.001    Cfu/m01/prod[7]_i_46__12_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I1_O)        0.326    14.327 r  Cfu/m01/prod[7]_i_28__12/O
                         net (fo=1, routed)           0.000    14.327    Cfu/m03/prod[3]_i_8__12_1[2]
    SLICE_X75Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.728 r  Cfu/m03/prod_reg[7]_i_15__12/CO[3]
                         net (fo=1, routed)           0.000    14.728    Cfu/m03/prod_reg[7]_i_15__12_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.062 r  Cfu/m03/prod_reg[15]_i_53__12/O[1]
                         net (fo=2, routed)           0.521    15.583    Cfu_n_1232
    SLICE_X74Y72         LUT2 (Prop_lut2_I1_O)        0.332    15.915 r  prod[11]_i_26__12/O
                         net (fo=2, routed)           0.708    16.623    Cfu/m03/prod[7]_i_4__12_3[2]
    SLICE_X74Y72         LUT5 (Prop_lut5_I4_O)        0.331    16.954 r  Cfu/m03/prod[11]_i_29__12/O
                         net (fo=1, routed)           0.000    16.954    Cfu/m03/prod[11]_i_29__12_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.330 r  Cfu/m03/prod_reg[11]_i_15__12/CO[3]
                         net (fo=1, routed)           0.000    17.330    Cfu/m03/prod_reg[11]_i_15__12_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.645 r  Cfu/m03/prod_reg[15]_i_15__12/O[3]
                         net (fo=3, routed)           1.988    19.633    Cfu/m01/prod1[10]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.307    19.940 r  Cfu/m01/prod[11]_i_11__12/O
                         net (fo=2, routed)           0.885    20.824    Cfu/m01/prod[11]_i_11__12_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.150    20.974 r  Cfu/m01/prod[11]_i_2__12/O
                         net (fo=2, routed)           0.527    21.501    Cfu/m01/prod[11]_i_2__12_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.332    21.833 r  Cfu/m01/prod[11]_i_6__12/O
                         net (fo=1, routed)           0.000    21.833    Cfu/m01/prod[11]_i_6__12_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.209 r  Cfu/m01/prod_reg[11]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    22.209    Cfu/m01/prod_reg[11]_i_1__12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  Cfu/m01/prod_reg[15]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    22.327    Cfu/m01/prod_reg[15]_i_1__12_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.650 r  Cfu/m01/prod_reg[31]_i_1__11/O[1]
                         net (fo=1, routed)           0.000    22.650    Cfu/m01/p_1_in[17]
    SLICE_X54Y100        FDRE                                         r  Cfu/m01/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.492    23.116    Cfu/m01/out
    SLICE_X54Y100        FDRE                                         r  Cfu/m01/prod_reg[17]/C
                         clock pessimism              0.590    23.706    
                         clock uncertainty           -0.070    23.636    
    SLICE_X54Y100        FDRE (Setup_fdre_C_D)        0.109    23.745    Cfu/m01/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         23.745    
                         arrival time                         -22.650    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 Cfu/m02/prod3[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m02/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 4.447ns (36.575%)  route 7.712ns (63.425%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.880ns = ( 23.214 - 13.333 ) 
    Source Clock Delay      (SCD):    10.597ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.716    10.597    Cfu/m02/out
    SLICE_X2Y84          FDRE                                         r  Cfu/m02/prod3[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    11.115 r  Cfu/m02/prod3[-1111111111]/Q
                         net (fo=15, routed)          1.953    13.068    Cfu/m03/prod_reg[15]_i_17__11_0
    SLICE_X37Y100        LUT4 (Prop_lut4_I3_O)        0.124    13.192 r  Cfu/m03/prod[7]_i_40__11/O
                         net (fo=1, routed)           0.657    13.849    Cfu/m03/prod[7]_i_40__11_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.253 r  Cfu/m03/prod_reg[7]_i_17__11/CO[3]
                         net (fo=1, routed)           0.001    14.254    Cfu/m03/prod_reg[7]_i_17__11_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.493 r  Cfu/m03/prod_reg[15]_i_57__11/O[2]
                         net (fo=2, routed)           0.852    15.345    Cfu/m03/prod_reg[15]_i_57__11_n_5
    SLICE_X35Y99         LUT4 (Prop_lut4_I3_O)        0.327    15.672 r  Cfu/m03/prod[15]_i_45__11/O
                         net (fo=2, routed)           0.624    16.295    Cfu/m03/prod[15]_i_45__11_n_0
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.332    16.627 r  Cfu/m03/prod[15]_i_49__11/O
                         net (fo=1, routed)           0.000    16.627    Cfu/m03/prod[15]_i_49__11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.159 r  Cfu/m03/prod_reg[15]_i_17__11/CO[3]
                         net (fo=1, routed)           0.000    17.159    Cfu/m03/prod_reg[15]_i_17__11_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.493 r  Cfu/m03/prod_reg[31]_i_14__11/O[1]
                         net (fo=3, routed)           2.111    19.604    Cfu/m02/prod_reg[15]_0[1]
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.303    19.907 r  Cfu/m02/prod[15]_i_13__11/O
                         net (fo=2, routed)           1.012    20.919    Cfu/m02/prod[15]_i_13__11_n_0
    SLICE_X73Y85         LUT5 (Prop_lut5_I1_O)        0.152    21.071 r  Cfu/m02/prod[15]_i_4__11/O
                         net (fo=2, routed)           0.503    21.574    Cfu/m02/prod[15]_i_4__11_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I0_O)        0.326    21.900 r  Cfu/m02/prod[15]_i_8__11/O
                         net (fo=1, routed)           0.000    21.900    Cfu/m02/prod[15]_i_8__11_n_0
    SLICE_X74Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.433 r  Cfu/m02/prod_reg[15]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    22.433    Cfu/m02/prod_reg[15]_i_1__11_n_0
    SLICE_X74Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.756 r  Cfu/m02/prod_reg[31]_i_1__10/O[1]
                         net (fo=1, routed)           0.000    22.756    Cfu/m02/p_1_in[17]
    SLICE_X74Y86         FDRE                                         r  Cfu/m02/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.589    23.214    Cfu/m02/out
    SLICE_X74Y86         FDRE                                         r  Cfu/m02/prod_reg[17]/C
                         clock pessimism              0.598    23.811    
                         clock uncertainty           -0.070    23.742    
    SLICE_X74Y86         FDRE (Setup_fdre_C_D)        0.109    23.851    Cfu/m02/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         23.851    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 Cfu/m12/prod3[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m12/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.072ns  (logic 4.565ns (37.815%)  route 7.507ns (62.185%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 23.118 - 13.333 ) 
    Source Clock Delay      (SCD):    10.514ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.633    10.514    Cfu/m12/out
    SLICE_X11Y103        FDRE                                         r  Cfu/m12/prod3[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.456    10.970 f  Cfu/m12/prod3[-1111111108]/Q
                         net (fo=19, routed)          1.950    12.919    Cfu/m12/prod3[-1111111108]_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.148    13.067 r  Cfu/m12/prod[7]_i_48__7/O
                         net (fo=1, routed)           0.583    13.650    Cfu/m12/prod[7]_i_48__7_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.328    13.978 r  Cfu/m12/prod[7]_i_42__7/O
                         net (fo=1, routed)           0.000    13.978    Cfu/m03/prod[3]_i_8__7[2]
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.379 r  Cfu/m03/prod_reg[7]_i_17__7/CO[3]
                         net (fo=1, routed)           0.000    14.379    Cfu/m03/prod_reg[7]_i_17__7_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.618 r  Cfu/m03/prod_reg[15]_i_57__7/O[2]
                         net (fo=2, routed)           0.989    15.607    Cfu/m03/prod_reg[15]_i_57__7_n_5
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.327    15.934 r  Cfu/m03/prod[15]_i_45__7/O
                         net (fo=2, routed)           0.447    16.381    Cfu/m03/prod[15]_i_45__7_n_0
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.332    16.713 r  Cfu/m03/prod[15]_i_49__7/O
                         net (fo=1, routed)           0.000    16.713    Cfu/m03/prod[15]_i_49__7_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.245 r  Cfu/m03/prod_reg[15]_i_17__7/CO[3]
                         net (fo=1, routed)           0.000    17.245    Cfu/m03/prod_reg[15]_i_17__7_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.558 r  Cfu/m03/prod_reg[31]_i_14__7/O[3]
                         net (fo=4, routed)           2.067    19.626    Cfu/m12/prod_reg[15]_0[3]
    SLICE_X64Y72         LUT3 (Prop_lut3_I1_O)        0.306    19.932 r  Cfu/m12/prod[15]_i_11__7/O
                         net (fo=2, routed)           1.009    20.941    Cfu/m12/prod[15]_i_11__7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.152    21.093 r  Cfu/m12/prod[15]_i_2__7/O
                         net (fo=2, routed)           0.462    21.555    Cfu/m12/prod[15]_i_2__7_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.332    21.887 r  Cfu/m12/prod[15]_i_6__7/O
                         net (fo=1, routed)           0.000    21.887    Cfu/m12/prod[15]_i_6__7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.263 r  Cfu/m12/prod_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    22.263    Cfu/m12/prod_reg[15]_i_1__7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.586 r  Cfu/m12/prod_reg[31]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    22.586    Cfu/m12/p_1_in[17]
    SLICE_X62Y73         FDRE                                         r  Cfu/m12/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.493    23.118    Cfu/m12/out
    SLICE_X62Y73         FDRE                                         r  Cfu/m12/prod_reg[17]/C
                         clock pessimism              0.590    23.707    
                         clock uncertainty           -0.070    23.638    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.109    23.747    Cfu/m12/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         23.747    
                         arrival time                         -22.586    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 Cfu/m13/prod2[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m13/prod_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.053ns  (logic 4.308ns (35.743%)  route 7.745ns (64.257%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.795ns = ( 23.129 - 13.333 ) 
    Source Clock Delay      (SCD):    10.492ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.611    10.492    Cfu/m13/out
    SLICE_X64Y74         FDRE                                         r  Cfu/m13/prod2[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.456    10.948 r  Cfu/m13/prod2[-1111111109]/Q
                         net (fo=17, routed)          2.012    12.960    Cfu/m03/prod_reg[31]_i_65__1_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.084 r  Cfu/m03/prod[7]_i_32__1/O
                         net (fo=1, routed)           0.633    13.717    Cfu/m03/prod[7]_i_32__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.102 r  Cfu/m03/prod_reg[7]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    14.102    Cfu/m03/prod_reg[7]_i_16__1_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.436 r  Cfu/m03/prod_reg[15]_i_55__1/O[1]
                         net (fo=2, routed)           0.789    15.225    Cfu_n_214
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.332    15.557 r  prod[11]_i_33__1/O
                         net (fo=2, routed)           0.690    16.247    Cfu/m03/prod[7]_i_4__1_1[2]
    SLICE_X57Y98         LUT5 (Prop_lut5_I4_O)        0.327    16.574 r  Cfu/m03/prod[11]_i_36__1/O
                         net (fo=1, routed)           0.000    16.574    Cfu/m03/prod[11]_i_36__1_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.975 r  Cfu/m03/prod_reg[11]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    16.975    Cfu/m03/prod_reg[11]_i_16__1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.288 r  Cfu/m03/prod_reg[15]_i_16__1/O[3]
                         net (fo=3, routed)           1.508    18.796    Cfu/m13/prod2[10]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.306    19.102 r  Cfu/m13/prod[11]_i_11__1/O
                         net (fo=2, routed)           1.214    20.317    Cfu/m13/prod[11]_i_11__1_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.149    20.466 r  Cfu/m13/prod[11]_i_2__1/O
                         net (fo=2, routed)           0.898    21.364    Cfu/m13/prod[11]_i_2__1_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.332    21.696 r  Cfu/m13/prod[11]_i_6__1/O
                         net (fo=1, routed)           0.000    21.696    Cfu/m13/prod[11]_i_6__1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.097 r  Cfu/m13/prod_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    22.097    Cfu/m13/prod_reg[11]_i_1__1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.211 r  Cfu/m13/prod_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    22.211    Cfu/m13/prod_reg[15]_i_1__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.545 r  Cfu/m13/prod_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    22.545    Cfu/m13/p_1_in[17]
    SLICE_X28Y77         FDRE                                         r  Cfu/m13/prod_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.504    23.129    Cfu/m13/out
    SLICE_X28Y77         FDRE                                         r  Cfu/m13/prod_reg[17]/C
                         clock pessimism              0.598    23.726    
                         clock uncertainty           -0.070    23.657    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.062    23.719    Cfu/m13/prod_reg[17]
  -------------------------------------------------------------------
                         required time                         23.719    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 Cfu/m01/prod1[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/prod_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 4.604ns (38.728%)  route 7.284ns (61.272%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.116 - 13.333 ) 
    Source Clock Delay      (SCD):    10.678ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.797    10.678    Cfu/m01/out
    SLICE_X54Y47         FDRE                                         r  Cfu/m01/prod1[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.518    11.196 f  Cfu/m01/prod1[-1111111108]/Q
                         net (fo=19, routed)          1.485    12.681    Cfu/m01/prod1[-1111111108]_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.150    12.831 r  Cfu/m01/prod[7]_i_46__12/O
                         net (fo=1, routed)           1.170    14.001    Cfu/m01/prod[7]_i_46__12_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I1_O)        0.326    14.327 r  Cfu/m01/prod[7]_i_28__12/O
                         net (fo=1, routed)           0.000    14.327    Cfu/m03/prod[3]_i_8__12_1[2]
    SLICE_X75Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.728 r  Cfu/m03/prod_reg[7]_i_15__12/CO[3]
                         net (fo=1, routed)           0.000    14.728    Cfu/m03/prod_reg[7]_i_15__12_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.062 r  Cfu/m03/prod_reg[15]_i_53__12/O[1]
                         net (fo=2, routed)           0.521    15.583    Cfu_n_1232
    SLICE_X74Y72         LUT2 (Prop_lut2_I1_O)        0.332    15.915 r  prod[11]_i_26__12/O
                         net (fo=2, routed)           0.708    16.623    Cfu/m03/prod[7]_i_4__12_3[2]
    SLICE_X74Y72         LUT5 (Prop_lut5_I4_O)        0.331    16.954 r  Cfu/m03/prod[11]_i_29__12/O
                         net (fo=1, routed)           0.000    16.954    Cfu/m03/prod[11]_i_29__12_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.330 r  Cfu/m03/prod_reg[11]_i_15__12/CO[3]
                         net (fo=1, routed)           0.000    17.330    Cfu/m03/prod_reg[11]_i_15__12_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.645 r  Cfu/m03/prod_reg[15]_i_15__12/O[3]
                         net (fo=3, routed)           1.988    19.633    Cfu/m01/prod1[10]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.307    19.940 r  Cfu/m01/prod[11]_i_11__12/O
                         net (fo=2, routed)           0.885    20.824    Cfu/m01/prod[11]_i_11__12_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.150    20.974 r  Cfu/m01/prod[11]_i_2__12/O
                         net (fo=2, routed)           0.527    21.501    Cfu/m01/prod[11]_i_2__12_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.332    21.833 r  Cfu/m01/prod[11]_i_6__12/O
                         net (fo=1, routed)           0.000    21.833    Cfu/m01/prod[11]_i_6__12_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.209 r  Cfu/m01/prod_reg[11]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    22.209    Cfu/m01/prod_reg[11]_i_1__12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  Cfu/m01/prod_reg[15]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    22.327    Cfu/m01/prod_reg[15]_i_1__12_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.566 r  Cfu/m01/prod_reg[31]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    22.566    Cfu/m01/p_1_in[31]
    SLICE_X54Y100        FDRE                                         r  Cfu/m01/prod_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.492    23.116    Cfu/m01/out
    SLICE_X54Y100        FDRE                                         r  Cfu/m01/prod_reg[31]/C
                         clock pessimism              0.590    23.706    
                         clock uncertainty           -0.070    23.636    
    SLICE_X54Y100        FDRE (Setup_fdre_C_D)        0.109    23.745    Cfu/m01/prod_reg[31]
  -------------------------------------------------------------------
                         required time                         23.745    
                         arrival time                         -22.566    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 Cfu/m02/prod3[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m02/prod_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.075ns  (logic 4.363ns (36.133%)  route 7.712ns (63.867%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.880ns = ( 23.214 - 13.333 ) 
    Source Clock Delay      (SCD):    10.597ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.716    10.597    Cfu/m02/out
    SLICE_X2Y84          FDRE                                         r  Cfu/m02/prod3[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    11.115 r  Cfu/m02/prod3[-1111111111]/Q
                         net (fo=15, routed)          1.953    13.068    Cfu/m03/prod_reg[15]_i_17__11_0
    SLICE_X37Y100        LUT4 (Prop_lut4_I3_O)        0.124    13.192 r  Cfu/m03/prod[7]_i_40__11/O
                         net (fo=1, routed)           0.657    13.849    Cfu/m03/prod[7]_i_40__11_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.253 r  Cfu/m03/prod_reg[7]_i_17__11/CO[3]
                         net (fo=1, routed)           0.001    14.254    Cfu/m03/prod_reg[7]_i_17__11_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.493 r  Cfu/m03/prod_reg[15]_i_57__11/O[2]
                         net (fo=2, routed)           0.852    15.345    Cfu/m03/prod_reg[15]_i_57__11_n_5
    SLICE_X35Y99         LUT4 (Prop_lut4_I3_O)        0.327    15.672 r  Cfu/m03/prod[15]_i_45__11/O
                         net (fo=2, routed)           0.624    16.295    Cfu/m03/prod[15]_i_45__11_n_0
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.332    16.627 r  Cfu/m03/prod[15]_i_49__11/O
                         net (fo=1, routed)           0.000    16.627    Cfu/m03/prod[15]_i_49__11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.159 r  Cfu/m03/prod_reg[15]_i_17__11/CO[3]
                         net (fo=1, routed)           0.000    17.159    Cfu/m03/prod_reg[15]_i_17__11_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.493 r  Cfu/m03/prod_reg[31]_i_14__11/O[1]
                         net (fo=3, routed)           2.111    19.604    Cfu/m02/prod_reg[15]_0[1]
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.303    19.907 r  Cfu/m02/prod[15]_i_13__11/O
                         net (fo=2, routed)           1.012    20.919    Cfu/m02/prod[15]_i_13__11_n_0
    SLICE_X73Y85         LUT5 (Prop_lut5_I1_O)        0.152    21.071 r  Cfu/m02/prod[15]_i_4__11/O
                         net (fo=2, routed)           0.503    21.574    Cfu/m02/prod[15]_i_4__11_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I0_O)        0.326    21.900 r  Cfu/m02/prod[15]_i_8__11/O
                         net (fo=1, routed)           0.000    21.900    Cfu/m02/prod[15]_i_8__11_n_0
    SLICE_X74Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.433 r  Cfu/m02/prod_reg[15]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    22.433    Cfu/m02/prod_reg[15]_i_1__11_n_0
    SLICE_X74Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.672 r  Cfu/m02/prod_reg[31]_i_1__10/O[2]
                         net (fo=1, routed)           0.000    22.672    Cfu/m02/p_1_in[31]
    SLICE_X74Y86         FDRE                                         r  Cfu/m02/prod_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.589    23.214    Cfu/m02/out
    SLICE_X74Y86         FDRE                                         r  Cfu/m02/prod_reg[31]/C
                         clock pessimism              0.598    23.811    
                         clock uncertainty           -0.070    23.742    
    SLICE_X74Y86         FDRE (Setup_fdre_C_D)        0.109    23.851    Cfu/m02/prod_reg[31]
  -------------------------------------------------------------------
                         required time                         23.851    
                         arrival time                         -22.672    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 Cfu/m01/prod1[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/prod_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 4.584ns (38.625%)  route 7.284ns (61.375%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.116 - 13.333 ) 
    Source Clock Delay      (SCD):    10.678ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.797    10.678    Cfu/m01/out
    SLICE_X54Y47         FDRE                                         r  Cfu/m01/prod1[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.518    11.196 f  Cfu/m01/prod1[-1111111108]/Q
                         net (fo=19, routed)          1.485    12.681    Cfu/m01/prod1[-1111111108]_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.150    12.831 r  Cfu/m01/prod[7]_i_46__12/O
                         net (fo=1, routed)           1.170    14.001    Cfu/m01/prod[7]_i_46__12_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I1_O)        0.326    14.327 r  Cfu/m01/prod[7]_i_28__12/O
                         net (fo=1, routed)           0.000    14.327    Cfu/m03/prod[3]_i_8__12_1[2]
    SLICE_X75Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.728 r  Cfu/m03/prod_reg[7]_i_15__12/CO[3]
                         net (fo=1, routed)           0.000    14.728    Cfu/m03/prod_reg[7]_i_15__12_n_0
    SLICE_X75Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.062 r  Cfu/m03/prod_reg[15]_i_53__12/O[1]
                         net (fo=2, routed)           0.521    15.583    Cfu_n_1232
    SLICE_X74Y72         LUT2 (Prop_lut2_I1_O)        0.332    15.915 r  prod[11]_i_26__12/O
                         net (fo=2, routed)           0.708    16.623    Cfu/m03/prod[7]_i_4__12_3[2]
    SLICE_X74Y72         LUT5 (Prop_lut5_I4_O)        0.331    16.954 r  Cfu/m03/prod[11]_i_29__12/O
                         net (fo=1, routed)           0.000    16.954    Cfu/m03/prod[11]_i_29__12_n_0
    SLICE_X74Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.330 r  Cfu/m03/prod_reg[11]_i_15__12/CO[3]
                         net (fo=1, routed)           0.000    17.330    Cfu/m03/prod_reg[11]_i_15__12_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.645 r  Cfu/m03/prod_reg[15]_i_15__12/O[3]
                         net (fo=3, routed)           1.988    19.633    Cfu/m01/prod1[10]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.307    19.940 r  Cfu/m01/prod[11]_i_11__12/O
                         net (fo=2, routed)           0.885    20.824    Cfu/m01/prod[11]_i_11__12_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.150    20.974 r  Cfu/m01/prod[11]_i_2__12/O
                         net (fo=2, routed)           0.527    21.501    Cfu/m01/prod[11]_i_2__12_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.332    21.833 r  Cfu/m01/prod[11]_i_6__12/O
                         net (fo=1, routed)           0.000    21.833    Cfu/m01/prod[11]_i_6__12_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.209 r  Cfu/m01/prod_reg[11]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    22.209    Cfu/m01/prod_reg[11]_i_1__12_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  Cfu/m01/prod_reg[15]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    22.327    Cfu/m01/prod_reg[15]_i_1__12_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.546 r  Cfu/m01/prod_reg[31]_i_1__11/O[0]
                         net (fo=1, routed)           0.000    22.546    Cfu/m01/p_1_in[16]
    SLICE_X54Y100        FDRE                                         r  Cfu/m01/prod_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.492    23.116    Cfu/m01/out
    SLICE_X54Y100        FDRE                                         r  Cfu/m01/prod_reg[16]/C
                         clock pessimism              0.590    23.706    
                         clock uncertainty           -0.070    23.636    
    SLICE_X54Y100        FDRE (Setup_fdre_C_D)        0.109    23.745    Cfu/m01/prod_reg[16]
  -------------------------------------------------------------------
                         required time                         23.745    
                         arrival time                         -22.546    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 Cfu/m02/prod3[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m02/prod_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.055ns  (logic 4.343ns (36.027%)  route 7.712ns (63.973%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.880ns = ( 23.214 - 13.333 ) 
    Source Clock Delay      (SCD):    10.597ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG/O
                         net (fo=11085, routed)       1.716    10.597    Cfu/m02/out
    SLICE_X2Y84          FDRE                                         r  Cfu/m02/prod3[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    11.115 r  Cfu/m02/prod3[-1111111111]/Q
                         net (fo=15, routed)          1.953    13.068    Cfu/m03/prod_reg[15]_i_17__11_0
    SLICE_X37Y100        LUT4 (Prop_lut4_I3_O)        0.124    13.192 r  Cfu/m03/prod[7]_i_40__11/O
                         net (fo=1, routed)           0.657    13.849    Cfu/m03/prod[7]_i_40__11_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.253 r  Cfu/m03/prod_reg[7]_i_17__11/CO[3]
                         net (fo=1, routed)           0.001    14.254    Cfu/m03/prod_reg[7]_i_17__11_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.493 r  Cfu/m03/prod_reg[15]_i_57__11/O[2]
                         net (fo=2, routed)           0.852    15.345    Cfu/m03/prod_reg[15]_i_57__11_n_5
    SLICE_X35Y99         LUT4 (Prop_lut4_I3_O)        0.327    15.672 r  Cfu/m03/prod[15]_i_45__11/O
                         net (fo=2, routed)           0.624    16.295    Cfu/m03/prod[15]_i_45__11_n_0
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.332    16.627 r  Cfu/m03/prod[15]_i_49__11/O
                         net (fo=1, routed)           0.000    16.627    Cfu/m03/prod[15]_i_49__11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.159 r  Cfu/m03/prod_reg[15]_i_17__11/CO[3]
                         net (fo=1, routed)           0.000    17.159    Cfu/m03/prod_reg[15]_i_17__11_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.493 r  Cfu/m03/prod_reg[31]_i_14__11/O[1]
                         net (fo=3, routed)           2.111    19.604    Cfu/m02/prod_reg[15]_0[1]
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.303    19.907 r  Cfu/m02/prod[15]_i_13__11/O
                         net (fo=2, routed)           1.012    20.919    Cfu/m02/prod[15]_i_13__11_n_0
    SLICE_X73Y85         LUT5 (Prop_lut5_I1_O)        0.152    21.071 r  Cfu/m02/prod[15]_i_4__11/O
                         net (fo=2, routed)           0.503    21.574    Cfu/m02/prod[15]_i_4__11_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I0_O)        0.326    21.900 r  Cfu/m02/prod[15]_i_8__11/O
                         net (fo=1, routed)           0.000    21.900    Cfu/m02/prod[15]_i_8__11_n_0
    SLICE_X74Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.433 r  Cfu/m02/prod_reg[15]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    22.433    Cfu/m02/prod_reg[15]_i_1__11_n_0
    SLICE_X74Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.652 r  Cfu/m02/prod_reg[31]_i_1__10/O[0]
                         net (fo=1, routed)           0.000    22.652    Cfu/m02/p_1_in[16]
    SLICE_X74Y86         FDRE                                         r  Cfu/m02/prod_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    18.569    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    18.669 r  clk100_inst/O
                         net (fo=9, routed)           0.858    19.527    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.610 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    21.533    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.624 r  BUFG/O
                         net (fo=11085, routed)       1.589    23.214    Cfu/m02/out
    SLICE_X74Y86         FDRE                                         r  Cfu/m02/prod_reg[16]/C
                         clock pessimism              0.598    23.811    
                         clock uncertainty           -0.070    23.742    
    SLICE_X74Y86         FDRE (Setup_fdre_C_D)        0.109    23.851    Cfu/m02/prod_reg[16]
  -------------------------------------------------------------------
                         required time                         23.851    
                         arrival time                         -22.652    
  -------------------------------------------------------------------
                         slack                                  1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Cfu/m01/acc4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/acc4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.567     3.436    Cfu/m01/out
    SLICE_X45Y99         FDRE                                         r  Cfu/m01/acc4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     3.577 r  Cfu/m01/acc4_reg[13]/Q
                         net (fo=3, routed)           0.079     3.656    Cfu/m01/acc4_reg_n_0_[13]
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.803 r  Cfu/m01/acc4_reg[15]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     3.804    Cfu/m01/acc4_reg[15]_i_1__12_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.858 r  Cfu/m01/acc4_reg[19]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     3.858    Cfu/m01/acc40[16]
    SLICE_X45Y100        FDRE                                         r  Cfu/m01/acc4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.834     4.356    Cfu/m01/out
    SLICE_X45Y100        FDRE                                         r  Cfu/m01/acc4_reg[16]/C
                         clock pessimism             -0.652     3.704    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     3.809    Cfu/m01/acc4_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Cfu/m01/acc5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/acc5_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.567     3.436    Cfu/m01/out
    SLICE_X43Y99         FDRE                                         r  Cfu/m01/acc5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     3.577 r  Cfu/m01/acc5_reg[17]/Q
                         net (fo=3, routed)           0.079     3.656    Cfu/m01/acc5_reg_n_0_[17]
    SLICE_X43Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.803 r  Cfu/m01/acc5_reg[19]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     3.804    Cfu/m01/acc5_reg[19]_i_1__12_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.858 r  Cfu/m01/acc5_reg[23]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     3.858    Cfu/m01/acc50[20]
    SLICE_X43Y100        FDRE                                         r  Cfu/m01/acc5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.834     4.356    Cfu/m01/out
    SLICE_X43Y100        FDRE                                         r  Cfu/m01/acc5_reg[20]/C
                         clock pessimism             -0.652     3.704    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     3.809    Cfu/m01/acc5_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Cfu/m01/acc6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/acc6_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.342ns (80.714%)  route 0.082ns (19.286%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.565     3.434    Cfu/m01/out
    SLICE_X48Y99         FDRE                                         r  Cfu/m01/acc6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     3.575 r  Cfu/m01/acc6_reg[17]/Q
                         net (fo=3, routed)           0.081     3.656    Cfu/m01/acc6_reg_n_0_[17]
    SLICE_X48Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.803 r  Cfu/m01/acc6_reg[19]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     3.804    Cfu/m01/acc6_reg[19]_i_1__12_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.858 r  Cfu/m01/acc6_reg[23]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     3.858    Cfu/m01/acc60[20]
    SLICE_X48Y100        FDRE                                         r  Cfu/m01/acc6_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.833     4.355    Cfu/m01/out
    SLICE_X48Y100        FDRE                                         r  Cfu/m01/acc6_reg[20]/C
                         clock pessimism             -0.652     3.703    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     3.808    Cfu/m01/acc6_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Cfu/m10/acc2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m10/acc2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.342ns (80.714%)  route 0.082ns (19.286%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.570     3.439    Cfu/m10/out
    SLICE_X32Y99         FDRE                                         r  Cfu/m10/acc2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     3.580 r  Cfu/m10/acc2_reg[17]/Q
                         net (fo=3, routed)           0.081     3.661    Cfu/m10/acc2_reg_n_0_[17]
    SLICE_X32Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.808 r  Cfu/m10/acc2_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     3.809    Cfu/m10/acc2_reg[19]_i_1__2_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.863 r  Cfu/m10/acc2_reg[23]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.863    Cfu/m10/acc20[20]
    SLICE_X32Y100        FDRE                                         r  Cfu/m10/acc2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.838     4.360    Cfu/m10/out
    SLICE_X32Y100        FDRE                                         r  Cfu/m10/acc2_reg[20]/C
                         clock pessimism             -0.652     3.708    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     3.813    Cfu/m10/acc2_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Cfu/m10/acc3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m10/acc3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.342ns (80.649%)  route 0.082ns (19.351%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.570     3.439    Cfu/m10/out
    SLICE_X31Y99         FDRE                                         r  Cfu/m10/acc3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     3.580 r  Cfu/m10/acc3_reg[9]/Q
                         net (fo=3, routed)           0.081     3.661    Cfu/m10/acc3_reg_n_0_[9]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.808 r  Cfu/m10/acc3_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     3.809    Cfu/m10/acc3_reg[11]_i_1__2_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.863 r  Cfu/m10/acc3_reg[15]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.863    Cfu/m10/acc30[12]
    SLICE_X31Y100        FDRE                                         r  Cfu/m10/acc3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.838     4.360    Cfu/m10/out
    SLICE_X31Y100        FDRE                                         r  Cfu/m10/acc3_reg[12]/C
                         clock pessimism             -0.652     3.708    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     3.813    Cfu/m10/acc3_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cfu/m01/acc2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/acc2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.342ns (80.726%)  route 0.082ns (19.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.567     3.436    Cfu/m01/out
    SLICE_X44Y99         FDRE                                         r  Cfu/m01/acc2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     3.577 r  Cfu/m01/acc2_reg[5]/Q
                         net (fo=3, routed)           0.081     3.658    Cfu/m01/acc2_reg_n_0_[5]
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.805 r  Cfu/m01/acc2_reg[7]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     3.806    Cfu/m01/acc2_reg[7]_i_1__12_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.860 r  Cfu/m01/acc2_reg[11]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     3.860    Cfu/m01/acc20[8]
    SLICE_X44Y100        FDRE                                         r  Cfu/m01/acc2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.834     4.356    Cfu/m01/out
    SLICE_X44Y100        FDRE                                         r  Cfu/m01/acc2_reg[8]/C
                         clock pessimism             -0.652     3.704    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     3.809    Cfu/m01/acc2_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cfu/m10/acc7_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m10/acc7_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.342ns (80.714%)  route 0.082ns (19.286%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.571     3.440    Cfu/m10/out
    SLICE_X28Y99         FDRE                                         r  Cfu/m10/acc7_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     3.581 r  Cfu/m10/acc7_reg[21]/Q
                         net (fo=3, routed)           0.081     3.662    Cfu/m10/acc7_reg_n_0_[21]
    SLICE_X28Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.809 r  Cfu/m10/acc7_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     3.810    Cfu/m10/acc7_reg[23]_i_1__2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.864 r  Cfu/m10/acc7_reg[27]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.864    Cfu/m10/acc70[24]
    SLICE_X28Y100        FDRE                                         r  Cfu/m10/acc7_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.838     4.360    Cfu/m10/out
    SLICE_X28Y100        FDRE                                         r  Cfu/m10/acc7_reg[24]/C
                         clock pessimism             -0.652     3.708    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     3.813    Cfu/m10/acc7_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.312%)  route 0.215ns (56.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.552     3.421    VexRiscv/stageB_flusher_counter_reg[10]_inv_1
    SLICE_X50Y129        FDRE                                         r  VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     3.585 r  VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[24]/Q
                         net (fo=1, routed)           0.215     3.800    VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF[24]
    SLICE_X52Y129        FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.818     4.340    VexRiscv/stageB_flusher_counter_reg[10]_inv_1
    SLICE_X52Y129        FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[24]/C
                         clock pessimism             -0.657     3.683    
    SLICE_X52Y129        FDRE (Hold_fdre_C_D)         0.066     3.749    VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.749    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cfu/m01/acc8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m01/acc8_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.374ns (82.398%)  route 0.080ns (17.602%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.565     3.434    Cfu/m01/out
    SLICE_X46Y98         FDRE                                         r  Cfu/m01/acc8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     3.598 r  Cfu/m01/acc8_reg[3]/Q
                         net (fo=3, routed)           0.079     3.677    Cfu/m01/acc8_reg_n_0_[3]
    SLICE_X46Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.794 r  Cfu/m01/acc8_reg[3]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000     3.794    Cfu/m01/acc8_reg[3]_i_1__12_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.834 r  Cfu/m01/acc8_reg[7]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     3.835    Cfu/m01/acc8_reg[7]_i_1__12_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.888 r  Cfu/m01/acc8_reg[11]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     3.888    Cfu/m01/acc80[8]
    SLICE_X46Y100        FDRE                                         r  Cfu/m01/acc8_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.833     4.355    Cfu/m01/out
    SLICE_X46Y100        FDRE                                         r  Cfu/m01/acc8_reg[8]/C
                         clock pessimism             -0.652     3.703    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     3.837    Cfu/m01/acc8_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cfu/m08/acc2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/m08/acc2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.374ns (82.398%)  route 0.080ns (17.602%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG/O
                         net (fo=11085, routed)       0.574     3.443    Cfu/m08/out
    SLICE_X12Y98         FDRE                                         r  Cfu/m08/acc2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     3.607 r  Cfu/m08/acc2_reg[11]/Q
                         net (fo=3, routed)           0.079     3.686    Cfu/m08/acc2_reg_n_0_[11]
    SLICE_X12Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.803 r  Cfu/m08/acc2_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.803    Cfu/m08/acc2_reg[11]_i_1__6_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.843 r  Cfu/m08/acc2_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     3.844    Cfu/m08/acc2_reg[15]_i_1__6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.897 r  Cfu/m08/acc2_reg[19]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     3.897    Cfu/m08/acc20[16]
    SLICE_X12Y100        FDRE                                         r  Cfu/m08/acc2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG/O
                         net (fo=11085, routed)       0.843     4.364    Cfu/m08/out
    SLICE_X12Y100        FDRE                                         r  Cfu/m08/acc2_reg[16]/C
                         clock pessimism             -0.652     3.712    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     3.846    Cfu/m08/acc2_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y51     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y48     VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y49     VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y55     VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y26     VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y50     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y50     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y54     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y54     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y56     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y120    storage_3_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y119    storage_3_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X62Y119    storage_3_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y117    storage_2_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y117    storage_2_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y117    storage_2_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y79     ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 1.667 5.000 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y3    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y58     OSERDESE2_23/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y82     OSERDESE2_24/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.894ns
    Source Clock Delay      (SCD):    10.605ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.724    10.605    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.456    11.061 r  FDPE_6/Q
                         net (fo=1, routed)           0.524    11.585    soc_builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X82Y62         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814     7.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100     7.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858     8.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    10.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.291 r  BUFG_3/O
                         net (fo=8, routed)           1.603    11.894    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.711    12.605    
                         clock uncertainty           -0.061    12.544    
    SLICE_X82Y62         FDPE (Setup_fdpe_C_D)       -0.081    12.463    FDPE_7
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.124 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.006    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.130 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.320    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.376    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.124 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.006    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.130 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.320    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.376    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.124 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.006    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.130 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.320    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.376    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.518    11.124 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.006    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.124    12.130 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.320    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_CE)      -0.169    15.376    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.478    11.084 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    12.156    soc_crg_reset_counter[1]
    SLICE_X88Y63         LUT3 (Prop_lut3_I0_O)        0.295    12.451 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.451    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_D)        0.081    15.626    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.478    11.084 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080    12.164    soc_crg_reset_counter[1]
    SLICE_X88Y63         LUT2 (Prop_lut2_I1_O)        0.317    12.481 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.481    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_D)        0.118    15.663    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.663    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.606ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.725    10.606    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.478    11.084 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    12.156    soc_crg_reset_counter[1]
    SLICE_X88Y63         LUT4 (Prop_lut4_I2_O)        0.323    12.479 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    12.479    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.711    15.606    
                         clock uncertainty           -0.061    15.545    
    SLICE_X88Y63         FDSE (Setup_fdse_C_D)        0.118    15.663    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.663    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.727%)  route 0.692ns (60.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.605ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.724    10.605    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.456    11.061 r  FDPE_7/Q
                         net (fo=5, routed)           0.692    11.753    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.670    15.565    
                         clock uncertainty           -0.061    15.504    
    SLICE_X88Y63         FDSE (Setup_fdse_C_S)       -0.524    14.980    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.727%)  route 0.692ns (60.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.895ns = ( 14.895 - 5.000 ) 
    Source Clock Delay      (SCD):    10.605ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.974     5.576    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.124     5.700 r  clk100_inst/O
                         net (fo=9, routed)           0.978     6.678    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.766 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     8.785    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.881 r  BUFG_3/O
                         net (fo=8, routed)           1.724    10.605    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.456    11.061 r  FDPE_7/Q
                         net (fo=5, routed)           0.692    11.753    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.814    10.236    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.100    10.336 r  clk100_inst/O
                         net (fo=9, routed)           0.858    11.194    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.277 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.200    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.291 r  BUFG_3/O
                         net (fo=8, routed)           1.604    14.895    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.670    15.565    
                         clock uncertainty           -0.061    15.504    
    SLICE_X88Y63         FDSE (Setup_fdse_C_S)       -0.524    14.980    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.910ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.634 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.750    soc_crg_reset_counter[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I1_O)        0.045     3.795 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.795    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X89Y63         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.910     3.483    
    SLICE_X89Y63         FDRE (Hold_fdre_C_D)         0.091     3.574    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.611 r  FDPE_6/Q
                         net (fo=1, routed)           0.174     3.785    soc_builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X82Y62         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.923     3.470    
    SLICE_X82Y62         FDPE (Hold_fdpe_C_D)         0.066     3.536    FDPE_7
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.634 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.808    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT4 (Prop_lut4_I0_O)        0.048     3.856 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.856    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.923     3.470    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.131     3.601    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.634 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.808    soc_crg_reset_counter[2]
    SLICE_X88Y63         LUT3 (Prop_lut3_I2_O)        0.045     3.853 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.853    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.923     3.470    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.121     3.591    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.634 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.831    soc_crg_reset_counter[0]
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.043     3.874 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.874    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.923     3.470    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.131     3.601    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.923ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_fdse_C_Q)         0.164     3.634 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.831    soc_crg_reset_counter[0]
    SLICE_X88Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.876 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.876    soc_crg_reset_counter0[0]
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.923     3.470    
    SLICE_X88Y63         FDSE (Hold_fdse_C_D)         0.120     3.590    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.618%)  route 0.234ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.611 r  FDPE_7/Q
                         net (fo=5, routed)           0.234     3.845    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.886     3.507    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)         0.009     3.516    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.618%)  route 0.234ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.611 r  FDPE_7/Q
                         net (fo=5, routed)           0.234     3.845    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.886     3.507    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)         0.009     3.516    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.618%)  route 0.234ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.611 r  FDPE_7/Q
                         net (fo=5, routed)           0.234     3.845    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.886     3.507    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)         0.009     3.516    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.618%)  route 0.234ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.695     1.615    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  clk100_inst/O
                         net (fo=9, routed)           0.486     2.146    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.196 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     2.843    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.869 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.470    idelay_clk
    SLICE_X82Y62         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.611 r  FDPE_7/Q
                         net (fo=5, routed)           0.234     3.845    idelay_rst
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.977     2.143    clk100_IBUF_BUFG
    SLICE_X10Y16         LUT1 (Prop_lut1_I0_O)        0.056     2.199 r  clk100_inst/O
                         net (fo=9, routed)           0.541     2.739    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.792 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.493    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.522 r  BUFG_3/O
                         net (fo=8, routed)           0.872     4.393    idelay_clk
    SLICE_X88Y63         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.886     3.507    
    SLICE_X88Y63         FDSE (Hold_fdse_C_S)         0.009     3.516    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X82Y62     FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X82Y62     FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y62     FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y63     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -1.267 (r) | FAST    |     5.799 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -2.369 (r) | FAST    |     8.224 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.770 (r) | FAST    |     9.155 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.698 (f) | FAST    |     9.155 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.769 (r) | FAST    |     9.153 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.697 (f) | FAST    |     9.153 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.786 (r) | FAST    |     9.171 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.714 (f) | FAST    |     9.171 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.769 (r) | FAST    |     9.154 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.697 (f) | FAST    |     9.154 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.763 (r) | FAST    |     9.147 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.691 (f) | FAST    |     9.147 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.778 (r) | FAST    |     9.162 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.706 (f) | FAST    |     9.162 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.766 (r) | FAST    |     9.151 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.694 (f) | FAST    |     9.151 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.788 (r) | FAST    |     9.171 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.716 (f) | FAST    |     9.171 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.765 (r) | FAST    |     9.142 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.693 (f) | FAST    |     9.142 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.755 (r) | FAST    |     9.137 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.683 (f) | FAST    |     9.137 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.758 (r) | FAST    |     9.136 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.686 (f) | FAST    |     9.136 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.751 (r) | FAST    |     9.133 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.679 (f) | FAST    |     9.133 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.746 (r) | FAST    |     9.124 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.674 (f) | FAST    |     9.124 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.770 (r) | FAST    |     9.147 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.698 (f) | FAST    |     9.147 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.758 (r) | FAST    |     9.141 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.686 (f) | FAST    |     9.141 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.770 (r) | FAST    |     9.148 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.698 (f) | FAST    |     9.148 (f) | SLOW    | soc_crg_clkout1 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.944 (r) | SLOW    |      5.485 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.479 (r) | SLOW    |      5.288 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     18.084 (r) | SLOW    |      5.528 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     17.921 (r) | SLOW    |      5.480 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     17.469 (r) | SLOW    |      5.278 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     17.469 (r) | SLOW    |      5.266 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     17.781 (r) | SLOW    |      5.428 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     17.329 (r) | SLOW    |      5.201 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     16.862 (r) | SLOW    |      4.983 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     16.108 (r) | SLOW    |      4.656 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     16.549 (r) | SLOW    |      4.844 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     16.248 (r) | SLOW    |      4.716 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.409 (r) | SLOW    |      4.800 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     16.722 (r) | SLOW    |      4.923 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.793 (r) | SLOW    |      4.547 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     16.560 (r) | SLOW    |      4.843 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     16.959 (r) | SLOW    |      5.027 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     15.957 (r) | SLOW    |      4.589 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     16.960 (r) | SLOW    |      5.029 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     15.958 (r) | SLOW    |      4.589 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.847 (r) | SLOW    |      5.234 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.212 (r) | SLOW    |      6.023 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     19.579 (r) | SLOW    |      6.113 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led10     | FDRE           | -     |     21.198 (r) | SLOW    |      7.081 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led11     | FDRE           | -     |     21.247 (r) | SLOW    |      7.028 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led12     | FDRE           | -     |     21.311 (r) | SLOW    |      6.920 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led13     | FDRE           | -     |     21.655 (r) | SLOW    |      7.105 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led14     | FDRE           | -     |     21.326 (r) | SLOW    |      6.916 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led15     | FDRE           | -     |     21.371 (r) | SLOW    |      6.988 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.367 (r) | SLOW    |      6.117 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     20.476 (r) | SLOW    |      6.664 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led4      | FDRE           | -     |     20.260 (r) | SLOW    |      6.432 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led5      | FDRE           | -     |     20.873 (r) | SLOW    |      6.773 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led6      | FDRE           | -     |     21.259 (r) | SLOW    |      6.915 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led7      | FDRE           | -     |     21.079 (r) | SLOW    |      6.801 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led8      | FDRE           | -     |     21.308 (r) | SLOW    |      7.213 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led9      | FDRE           | -     |     20.981 (r) | SLOW    |      7.010 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.765 (r) | SLOW    |      4.005 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.780 (r) | SLOW    |      4.023 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.791 (r) | SLOW    |      4.029 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.791 (r) | SLOW    |      4.030 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.787 (r) | SLOW    |      4.023 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.782 (r) | SLOW    |      4.026 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.796 (r) | SLOW    |      4.032 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.797 (r) | SLOW    |      4.033 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.787 (r) | SLOW    |      4.024 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.781 (r) | SLOW    |      4.025 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.782 (r) | SLOW    |      4.025 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.775 (r) | SLOW    |      4.012 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.787 (r) | SLOW    |      4.025 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.785 (r) | SLOW    |      4.028 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.778 (r) | SLOW    |      4.021 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.790 (r) | SLOW    |      4.029 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.806 (r) | SLOW    |      4.042 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.799 (r) | SLOW    |      4.034 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.868 (r) | SLOW    |      4.005 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.881 (r) | SLOW    |      4.017 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.756 (r) | SLOW    |      3.992 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.820 (r) | SLOW    |      4.056 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.822 (r) | SLOW    |      4.060 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.677 (r) | SLOW    |      3.745 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.675 (r) | SLOW    |      3.745 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.678 (r) | SLOW    |      3.731 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.676 (r) | SLOW    |      3.744 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.675 (r) | SLOW    |      3.750 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.675 (r) | SLOW    |      3.736 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.676 (r) | SLOW    |      3.748 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.675 (r) | SLOW    |      3.726 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.661 (r) | SLOW    |      3.735 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.671 (r) | SLOW    |      3.754 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.664 (r) | SLOW    |      3.746 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.671 (r) | SLOW    |      3.759 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.664 (r) | SLOW    |      3.757 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.661 (r) | SLOW    |      3.730 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.672 (r) | SLOW    |      3.752 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.663 (r) | SLOW    |      3.731 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.791 (r) | SLOW    |      4.027 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.776 (r) | SLOW    |      4.016 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.808 (r) | SLOW    |      4.044 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     15.342 (r) | SLOW    |      5.411 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     15.335 (r) | SLOW    |      5.409 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     15.343 (r) | SLOW    |      5.413 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     15.336 (r) | SLOW    |      5.410 (r) | FAST    | soc_crg_clkout2 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |        12.671 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.497 ns
Ideal Clock Offset to Actual Clock: 5.923 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.770 (r) | FAST    |   9.155 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.698 (f) | FAST    |   9.155 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.769 (r) | FAST    |   9.153 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.697 (f) | FAST    |   9.153 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.786 (r) | FAST    |   9.171 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.714 (f) | FAST    |   9.171 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.769 (r) | FAST    |   9.154 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.697 (f) | FAST    |   9.154 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.763 (r) | FAST    |   9.147 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.691 (f) | FAST    |   9.147 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.778 (r) | FAST    |   9.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.706 (f) | FAST    |   9.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.766 (r) | FAST    |   9.151 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.694 (f) | FAST    |   9.151 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.788 (r) | FAST    |   9.171 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.716 (f) | FAST    |   9.171 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.765 (r) | FAST    |   9.142 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.693 (f) | FAST    |   9.142 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.755 (r) | FAST    |   9.137 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.683 (f) | FAST    |   9.137 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.758 (r) | FAST    |   9.136 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.686 (f) | FAST    |   9.136 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.751 (r) | FAST    |   9.133 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.679 (f) | FAST    |   9.133 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.746 (r) | FAST    |   9.124 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.674 (f) | FAST    |   9.124 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.770 (r) | FAST    |   9.147 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.698 (f) | FAST    |   9.147 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.758 (r) | FAST    |   9.141 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.686 (f) | FAST    |   9.141 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.770 (r) | FAST    |   9.148 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.698 (f) | FAST    |   9.148 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.674 (f) | FAST    |   9.171 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.765 (r) | SLOW    |   4.005 (r) | FAST    |    0.000 |
ddram_a[1]         |   12.780 (r) | SLOW    |   4.023 (r) | FAST    |    0.017 |
ddram_a[2]         |   12.791 (r) | SLOW    |   4.029 (r) | FAST    |    0.026 |
ddram_a[3]         |   12.791 (r) | SLOW    |   4.030 (r) | FAST    |    0.026 |
ddram_a[4]         |   12.787 (r) | SLOW    |   4.023 (r) | FAST    |    0.022 |
ddram_a[5]         |   12.782 (r) | SLOW    |   4.026 (r) | FAST    |    0.020 |
ddram_a[6]         |   12.796 (r) | SLOW    |   4.032 (r) | FAST    |    0.031 |
ddram_a[7]         |   12.797 (r) | SLOW    |   4.033 (r) | FAST    |    0.032 |
ddram_a[8]         |   12.787 (r) | SLOW    |   4.024 (r) | FAST    |    0.022 |
ddram_a[9]         |   12.781 (r) | SLOW    |   4.025 (r) | FAST    |    0.019 |
ddram_a[10]        |   12.782 (r) | SLOW    |   4.025 (r) | FAST    |    0.020 |
ddram_a[11]        |   12.775 (r) | SLOW    |   4.012 (r) | FAST    |    0.010 |
ddram_a[12]        |   12.787 (r) | SLOW    |   4.025 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.797 (r) | SLOW    |   4.005 (r) | FAST    |    0.032 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.785 (r) | SLOW    |   4.028 (r) | FAST    |    0.008 |
ddram_ba[1]        |   12.778 (r) | SLOW    |   4.021 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.790 (r) | SLOW    |   4.029 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.790 (r) | SLOW    |   4.021 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.820 (r) | SLOW    |   4.056 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.822 (r) | SLOW    |   4.060 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.822 (r) | SLOW    |   4.056 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.291 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.944 (r) | SLOW    |   3.745 (r) | FAST    |    2.151 |
ddram_dq[1]        |   17.479 (r) | SLOW    |   3.745 (r) | FAST    |    1.686 |
ddram_dq[2]        |   18.084 (r) | SLOW    |   3.731 (r) | FAST    |    2.291 |
ddram_dq[3]        |   17.921 (r) | SLOW    |   3.744 (r) | FAST    |    2.127 |
ddram_dq[4]        |   17.469 (r) | SLOW    |   3.750 (r) | FAST    |    1.675 |
ddram_dq[5]        |   17.469 (r) | SLOW    |   3.736 (r) | FAST    |    1.675 |
ddram_dq[6]        |   17.781 (r) | SLOW    |   3.748 (r) | FAST    |    1.987 |
ddram_dq[7]        |   17.329 (r) | SLOW    |   3.726 (r) | FAST    |    1.535 |
ddram_dq[8]        |   16.862 (r) | SLOW    |   3.735 (r) | FAST    |    1.069 |
ddram_dq[9]        |   16.108 (r) | SLOW    |   3.754 (r) | FAST    |    0.315 |
ddram_dq[10]       |   16.549 (r) | SLOW    |   3.746 (r) | FAST    |    0.756 |
ddram_dq[11]       |   16.248 (r) | SLOW    |   3.759 (r) | FAST    |    0.455 |
ddram_dq[12]       |   16.409 (r) | SLOW    |   3.757 (r) | FAST    |    0.616 |
ddram_dq[13]       |   16.722 (r) | SLOW    |   3.730 (r) | FAST    |    0.929 |
ddram_dq[14]       |   15.793 (r) | SLOW    |   3.752 (r) | FAST    |    0.026 |
ddram_dq[15]       |   16.560 (r) | SLOW    |   3.731 (r) | FAST    |    0.766 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   18.084 (r) | SLOW    |   3.726 (r) | FAST    |    2.291 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.003 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   16.959 (r) | SLOW    |   5.027 (r) | FAST    |    1.002 |
ddram_dqs_n[1]     |   15.957 (r) | SLOW    |   4.589 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   16.960 (r) | SLOW    |   5.029 (r) | FAST    |    1.003 |
ddram_dqs_p[1]     |   15.958 (r) | SLOW    |   4.589 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.960 (r) | SLOW    |   4.589 (r) | FAST    |    1.003 |
-------------------+--------------+---------+-------------+---------+----------+




