{:input (genetic.representation/genetic-representation "../tmp3/58451.D939260B.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_11_16, wire1_11, wire2_15_19, wire3_13_14, wire4_23, wire5_22, wire6_21);\n  wire \\:missing_edge ;\n  input wire0_11_16;\n  wire wire0_11_16;\n  wire wire10_12_15_18;\n  wire wire10_16;\n  wire wire11_18;\n  wire wire12_19;\n  wire wire12_20;\n  wire wire13_14_20;\n  wire wire13_21;\n  wire wire14_22;\n  wire wire15_17;\n  wire wire16_17;\n  wire wire17_23;\n  input wire1_11;\n  wire wire1_11;\n  input wire2_15_19;\n  wire wire2_15_19;\n  input wire3_13_14;\n  wire wire3_13_14;\n  output wire4_23;\n  wire wire4_23;\n  output wire5_22;\n  wire wire5_22;\n  output wire6_21;\n  wire wire6_21;\n  wire wire7;\n  wire wire8;\n  wire wire9;\n  assign wire10_16 = 2'h1 >> wire10_12_15_18;\n  assign wire11_18 = 4'h6 >> { wire1_11, wire0_11_16 };\n  assign wire12_20 = 4'h6 >> { wire12_19, wire10_12_15_18 };\n  assign wire13_21 = 4'h6 >> { wire3_13_14, wire13_14_20 };\n  assign wire14_22 = 4'h8 >> { wire3_13_14, wire13_14_20 };\n  assign wire15_17 = 4'h8 >> { wire2_15_19, wire10_12_15_18 };\n  assign wire16_17 = 4'h8 >> { wire0_11_16, wire10_16 };\n  assign wire17_23 = 4'he >> { wire16_17, wire15_17 };\n  assign wire7 = 1'h0;\n  assign wire8 = 1'h1;\n  assign wire9 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_23 = wire17_23;\n  assign wire5_22 = wire14_22;\n  assign wire6_21 = wire13_21;\n  assign wire13_14_20 = wire12_20;\n  assign wire12_19 = wire2_15_19;\n  assign wire10_12_15_18 = wire11_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:3.1-51.10\" *)\nmodule postsynth(wire0_11_16, wire1_11, wire2_15_19, wire3_13_14, wire4_23, wire5_22, wire6_21);\n  wire _0_;\n  wire _1_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:5.9-5.20\" *)\n  input wire0_11_16;\n  wire wire0_11_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:10.8-10.17\" *)\n  wire wire12_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:13.8-13.17\" *)\n  wire wire13_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:14.8-14.17\" *)\n  wire wire14_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:17.8-17.17\" *)\n  wire wire17_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:18.9-18.17\" *)\n  input wire1_11;\n  wire wire1_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:20.9-20.20\" *)\n  input wire2_15_19;\n  wire wire2_15_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:22.9-22.20\" *)\n  input wire3_13_14;\n  wire wire3_13_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:24.10-24.18\" *)\n  output wire4_23;\n  wire wire4_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:26.10-26.18\" *)\n  output wire5_22;\n  wire wire5_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:28.10-28.18\" *)\n  output wire6_21;\n  wire wire6_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:30.8-30.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:31.8-31.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/98652E3.v:32.8-32.13\" *)\n  wire wire9;\n  assign _0_ = ~(wire1_11 ^ wire0_11_16);\n  assign _1_ = _0_ ^ wire2_15_19;\n  assign wire6_21 = ~(_1_ ^ wire3_13_14);\n  assign wire5_22 = wire3_13_14 & ~(_1_);\n  assign wire4_23 = _0_ ? wire0_11_16 : wire2_15_19;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_19 = wire2_15_19;\n  assign wire13_21 = wire6_21;\n  assign wire14_22 = wire5_22;\n  assign wire17_23 = wire4_23;\n  assign wire7 = 1'h0;\n  assign wire8 = 1'h1;\n  assign wire9 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}