"Enable audio codec, %u bytes ELD\n"	,	L_4
PORT_D	,	V_53
IBX_ELD_ADDRESS_MASK	,	V_41
PORT_C	,	V_52
PORT_B	,	V_51
CPT_HDMIW_HDMIEDID	,	F_37
I915_WRITE	,	F_6
reg_eldv	,	V_8
intel_init_audio	,	F_43
G4X_ELD_ADDR_MASK	,	V_30
aud_config	,	V_46
dev_priv	,	V_14
AUD_CONFIG_N_PROG_ENABLE	,	V_36
drm_device	,	V_58
dev	,	V_15
G4X_AUD_CNTL_ST	,	V_28
len	,	V_29
INTEL_AUDIO_DEVCL	,	V_25
tmp	,	V_18
G4X_HDMIW_HDMIEDID	,	V_31
"Enable audio codec on pipe %c, %u bytes ELD\n"	,	L_7
intel_eld_uptodate	,	F_4
id	,	V_59
"ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_10
"HDMI audio pixel clock setting for %d not found, falling back to defaults\n"	,	L_1
ilk_audio_codec_enable	,	F_32
DRM_DEBUG_DRIVER	,	F_11
ARRAY_SIZE	,	F_2
VLV_AUD_CNTL_ST	,	F_36
g4x_audio_codec_disable	,	F_8
IS_HASWELL	,	F_45
intel_audio_codec_enable	,	F_39
HAS_PCH_SPLIT	,	F_47
encoder	,	V_20
adjusted_mode	,	V_57
crtc	,	V_33
HAS_PCH_IBX	,	F_25
connector	,	V_7
hsw_audio_codec_enable	,	F_19
uint8_t	,	T_3
HSW_AUD_DIP_ELD_CTRL	,	F_20
IBX_AUD_CNTL_ST2	,	V_48
"Enable audio codec on port %c, pipe %c, %u bytes ELD\n"	,	L_9
AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK	,	V_42
I915_READ	,	F_5
"ELD size %d\n"	,	L_5
hdmiw_hdmiedid	,	V_54
gen	,	V_64
min	,	F_10
eldv	,	V_22
AUDIO_ELD_VALID	,	F_17
INTEL_INFO	,	F_46
CPT_AUD_CFG	,	F_29
CPT_AUD_CNTL_ST	,	F_38
IS_VALLEYVIEW	,	F_27
reg_elda	,	V_10
G4X_ELDV_DEVCL_DEVBLC	,	V_26
display	,	V_61
IBX_AUD_CNTL_ST	,	F_34
i	,	V_3
uint32_t	,	T_2
drm_i915_private	,	V_13
AUD_CONFIG_LOWER_N_MASK	,	V_38
intel_digital_port	,	V_43
intel_pipe_has_type	,	F_16
HSW_AUD_PIN_ELD_CP_VLD	,	V_40
bits_elda	,	V_11
to_intel_crtc	,	F_13
INTEL_AUDIO_DEVBLC	,	V_24
config	,	V_5
DRM_DEBUG_KMS	,	F_3
reg_edid	,	V_12
mode	,	V_2
AUD_CONFIG_N_VALUE_INDEX	,	V_35
intel_dig_port	,	V_44
IBX_AUD_CFG	,	F_26
drm_encoder	,	V_56
enc_to_dig_port	,	F_23
u32	,	T_1
audio_codec_disable	,	V_63
bits_eldv	,	V_9
"Disable audio codec\n"	,	L_3
pipe	,	V_34
eld	,	V_17
g4x_audio_codec_enable	,	F_9
drm_display_mode	,	V_1
"Disable audio codec on port %c, pipe %c\n"	,	L_8
G4X_AUD_VID_DID	,	V_23
"Disable audio codec on pipe %c\n"	,	L_6
VLV_AUD_CFG	,	F_28
pipe_name	,	F_14
AUDIO_OUTPUT_ENABLE	,	F_18
drm_select_eld	,	F_40
port	,	V_45
aud_cntl_st	,	V_55
name	,	V_60
ilk_audio_codec_disable	,	F_22
CPT_AUD_CNTRL_ST2	,	V_50
hsw_audio_codec_disable	,	F_12
G4X_ELDV_DEVCTG	,	V_27
VLV_HDMIW_HDMIEDID	,	F_35
audio_codec_enable	,	V_62
drm_connector	,	V_6
audio_config_hdmi_pixel_clock	,	F_1
hdmi_audio_clock	,	V_4
IBX_ELD_VALID	,	F_31
AUD_CONFIG_UPPER_N_MASK	,	V_37
drm_av_sync_delay	,	F_41
"Configuring HDMI audio for pixel clock %d (0x%08x)\n"	,	L_2
IBX_HDMIW_HDMIEDID	,	F_33
aud_cntrl_st2	,	V_47
IS_G4X	,	F_44
HSW_AUD_CFG	,	F_15
VLV_AUD_CNTL_ST2	,	V_49
intel_audio_codec_disable	,	F_42
INTEL_OUTPUT_DISPLAYPORT	,	V_39
WARN_ON	,	F_30
drm_eld_size	,	F_7
port_name	,	F_24
dev_private	,	V_16
HSW_AUD_EDID_DATA	,	F_21
intel_encoder	,	V_19
intel_crtc	,	V_32
base	,	V_21
