#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f41e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f41fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1f528b0 .functor NOT 1, L_0x1f80380, C4<0>, C4<0>, C4<0>;
L_0x1f80110 .functor XOR 25, L_0x1f7ffd0, L_0x1f80070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1f80270 .functor XOR 25, L_0x1f80110, L_0x1f801d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1f79b40_0 .net *"_ivl_10", 24 0, L_0x1f801d0;  1 drivers
v0x1f79c40_0 .net *"_ivl_12", 24 0, L_0x1f80270;  1 drivers
v0x1f79d20_0 .net *"_ivl_2", 24 0, L_0x1f7ff30;  1 drivers
v0x1f79de0_0 .net *"_ivl_4", 24 0, L_0x1f7ffd0;  1 drivers
v0x1f79ec0_0 .net *"_ivl_6", 24 0, L_0x1f80070;  1 drivers
v0x1f79ff0_0 .net *"_ivl_8", 24 0, L_0x1f80110;  1 drivers
v0x1f7a0d0_0 .net "a", 0 0, v0x1f75d30_0;  1 drivers
v0x1f7a170_0 .net "b", 0 0, v0x1f75df0_0;  1 drivers
v0x1f7a210_0 .net "c", 0 0, v0x1f75e90_0;  1 drivers
v0x1f7a2b0_0 .var "clk", 0 0;
v0x1f7a350_0 .net "d", 0 0, v0x1f75fd0_0;  1 drivers
v0x1f7a3f0_0 .net "e", 0 0, v0x1f760c0_0;  1 drivers
v0x1f7a490_0 .net "out_dut", 24 0, L_0x1f7c7f0;  1 drivers
v0x1f7a530_0 .net "out_ref", 24 0, L_0x1f52f90;  1 drivers
v0x1f7a5d0_0 .var/2u "stats1", 159 0;
v0x1f7a690_0 .var/2u "strobe", 0 0;
v0x1f7a750_0 .net "tb_match", 0 0, L_0x1f80380;  1 drivers
v0x1f7a810_0 .net "tb_mismatch", 0 0, L_0x1f528b0;  1 drivers
L_0x1f7ff30 .concat [ 25 0 0 0], L_0x1f52f90;
L_0x1f7ffd0 .concat [ 25 0 0 0], L_0x1f52f90;
L_0x1f80070 .concat [ 25 0 0 0], L_0x1f7c7f0;
L_0x1f801d0 .concat [ 25 0 0 0], L_0x1f52f90;
L_0x1f80380 .cmp/eeq 25, L_0x1f7ff30, L_0x1f80270;
S_0x1f42140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1f41fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1f428c0 .functor NOT 25, L_0x1f7b350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1f52f90 .functor XOR 25, L_0x1f428c0, L_0x1f7b4a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1f4f620_0 .net *"_ivl_0", 4 0, L_0x1f7a8f0;  1 drivers
v0x1f4ff20_0 .net *"_ivl_10", 24 0, L_0x1f7b350;  1 drivers
v0x1f50820_0 .net *"_ivl_12", 24 0, L_0x1f428c0;  1 drivers
v0x1f75080_0 .net *"_ivl_14", 24 0, L_0x1f7b4a0;  1 drivers
v0x1f75160_0 .net *"_ivl_2", 4 0, L_0x1f7aaa0;  1 drivers
v0x1f75290_0 .net *"_ivl_4", 4 0, L_0x1f7acc0;  1 drivers
v0x1f75370_0 .net *"_ivl_6", 4 0, L_0x1f7aee0;  1 drivers
v0x1f75450_0 .net *"_ivl_8", 4 0, L_0x1f7b130;  1 drivers
v0x1f75530_0 .net "a", 0 0, v0x1f75d30_0;  alias, 1 drivers
v0x1f755f0_0 .net "b", 0 0, v0x1f75df0_0;  alias, 1 drivers
v0x1f756b0_0 .net "c", 0 0, v0x1f75e90_0;  alias, 1 drivers
v0x1f75770_0 .net "d", 0 0, v0x1f75fd0_0;  alias, 1 drivers
v0x1f75830_0 .net "e", 0 0, v0x1f760c0_0;  alias, 1 drivers
v0x1f758f0_0 .net "out", 24 0, L_0x1f52f90;  alias, 1 drivers
LS_0x1f7a8f0_0_0 .concat [ 1 1 1 1], v0x1f75d30_0, v0x1f75d30_0, v0x1f75d30_0, v0x1f75d30_0;
LS_0x1f7a8f0_0_4 .concat [ 1 0 0 0], v0x1f75d30_0;
L_0x1f7a8f0 .concat [ 4 1 0 0], LS_0x1f7a8f0_0_0, LS_0x1f7a8f0_0_4;
LS_0x1f7aaa0_0_0 .concat [ 1 1 1 1], v0x1f75df0_0, v0x1f75df0_0, v0x1f75df0_0, v0x1f75df0_0;
LS_0x1f7aaa0_0_4 .concat [ 1 0 0 0], v0x1f75df0_0;
L_0x1f7aaa0 .concat [ 4 1 0 0], LS_0x1f7aaa0_0_0, LS_0x1f7aaa0_0_4;
LS_0x1f7acc0_0_0 .concat [ 1 1 1 1], v0x1f75e90_0, v0x1f75e90_0, v0x1f75e90_0, v0x1f75e90_0;
LS_0x1f7acc0_0_4 .concat [ 1 0 0 0], v0x1f75e90_0;
L_0x1f7acc0 .concat [ 4 1 0 0], LS_0x1f7acc0_0_0, LS_0x1f7acc0_0_4;
LS_0x1f7aee0_0_0 .concat [ 1 1 1 1], v0x1f75fd0_0, v0x1f75fd0_0, v0x1f75fd0_0, v0x1f75fd0_0;
LS_0x1f7aee0_0_4 .concat [ 1 0 0 0], v0x1f75fd0_0;
L_0x1f7aee0 .concat [ 4 1 0 0], LS_0x1f7aee0_0_0, LS_0x1f7aee0_0_4;
LS_0x1f7b130_0_0 .concat [ 1 1 1 1], v0x1f760c0_0, v0x1f760c0_0, v0x1f760c0_0, v0x1f760c0_0;
LS_0x1f7b130_0_4 .concat [ 1 0 0 0], v0x1f760c0_0;
L_0x1f7b130 .concat [ 4 1 0 0], LS_0x1f7b130_0_0, LS_0x1f7b130_0_4;
LS_0x1f7b350_0_0 .concat [ 5 5 5 5], L_0x1f7b130, L_0x1f7aee0, L_0x1f7acc0, L_0x1f7aaa0;
LS_0x1f7b350_0_4 .concat [ 5 0 0 0], L_0x1f7a8f0;
L_0x1f7b350 .concat [ 20 5 0 0], LS_0x1f7b350_0_0, LS_0x1f7b350_0_4;
LS_0x1f7b4a0_0_0 .concat [ 1 1 1 1], v0x1f760c0_0, v0x1f75fd0_0, v0x1f75e90_0, v0x1f75df0_0;
LS_0x1f7b4a0_0_4 .concat [ 1 1 1 1], v0x1f75d30_0, v0x1f760c0_0, v0x1f75fd0_0, v0x1f75e90_0;
LS_0x1f7b4a0_0_8 .concat [ 1 1 1 1], v0x1f75df0_0, v0x1f75d30_0, v0x1f760c0_0, v0x1f75fd0_0;
LS_0x1f7b4a0_0_12 .concat [ 1 1 1 1], v0x1f75e90_0, v0x1f75df0_0, v0x1f75d30_0, v0x1f760c0_0;
LS_0x1f7b4a0_0_16 .concat [ 1 1 1 1], v0x1f75fd0_0, v0x1f75e90_0, v0x1f75df0_0, v0x1f75d30_0;
LS_0x1f7b4a0_0_20 .concat [ 1 1 1 1], v0x1f760c0_0, v0x1f75fd0_0, v0x1f75e90_0, v0x1f75df0_0;
LS_0x1f7b4a0_0_24 .concat [ 1 0 0 0], v0x1f75d30_0;
LS_0x1f7b4a0_1_0 .concat [ 4 4 4 4], LS_0x1f7b4a0_0_0, LS_0x1f7b4a0_0_4, LS_0x1f7b4a0_0_8, LS_0x1f7b4a0_0_12;
LS_0x1f7b4a0_1_4 .concat [ 4 4 1 0], LS_0x1f7b4a0_0_16, LS_0x1f7b4a0_0_20, LS_0x1f7b4a0_0_24;
L_0x1f7b4a0 .concat [ 16 9 0 0], LS_0x1f7b4a0_1_0, LS_0x1f7b4a0_1_4;
S_0x1f75a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1f41fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1f75d30_0 .var "a", 0 0;
v0x1f75df0_0 .var "b", 0 0;
v0x1f75e90_0 .var "c", 0 0;
v0x1f75f30_0 .net "clk", 0 0, v0x1f7a2b0_0;  1 drivers
v0x1f75fd0_0 .var "d", 0 0;
v0x1f760c0_0 .var "e", 0 0;
E_0x1f3eda0/0 .event negedge, v0x1f75f30_0;
E_0x1f3eda0/1 .event posedge, v0x1f75f30_0;
E_0x1f3eda0 .event/or E_0x1f3eda0/0, E_0x1f3eda0/1;
S_0x1f76180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1f41fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1f7b710 .functor NOT 1, v0x1f75d30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7b780 .functor XOR 1, L_0x1f7b710, v0x1f75d30_0, C4<0>, C4<0>;
L_0x1f7b840 .functor NOT 1, v0x1f75d30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7bac0 .functor XOR 1, L_0x1f7b840, v0x1f75df0_0, C4<0>, C4<0>;
L_0x1f7bb80 .functor NOT 1, v0x1f75d30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7bbf0 .functor XOR 1, L_0x1f7bb80, v0x1f75e90_0, C4<0>, C4<0>;
L_0x1f7bcf0 .functor NOT 1, v0x1f75d30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7bd60 .functor XOR 1, L_0x1f7bcf0, v0x1f75fd0_0, C4<0>, C4<0>;
L_0x1f7be70 .functor NOT 1, v0x1f75d30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7bee0 .functor XOR 1, L_0x1f7be70, v0x1f760c0_0, C4<0>, C4<0>;
L_0x1f7c000 .functor NOT 1, v0x1f75df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7c070 .functor XOR 1, L_0x1f7c000, v0x1f75d30_0, C4<0>, C4<0>;
L_0x1f7c150 .functor NOT 1, v0x1f75df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7c3d0 .functor XOR 1, L_0x1f7c150, v0x1f75df0_0, C4<0>, C4<0>;
L_0x1f7c0e0 .functor NOT 1, v0x1f75df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7c510 .functor XOR 1, L_0x1f7c0e0, v0x1f75e90_0, C4<0>, C4<0>;
L_0x1f7c690 .functor NOT 1, v0x1f75df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7c700 .functor XOR 1, L_0x1f7c690, v0x1f75fd0_0, C4<0>, C4<0>;
L_0x1f7c890 .functor NOT 1, v0x1f75df0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7c900 .functor XOR 1, L_0x1f7c890, v0x1f760c0_0, C4<0>, C4<0>;
L_0x1f7caa0 .functor NOT 1, v0x1f75e90_0, C4<0>, C4<0>, C4<0>;
L_0x1f7cd20 .functor XOR 1, L_0x1f7caa0, v0x1f75d30_0, C4<0>, C4<0>;
L_0x1f7ced0 .functor NOT 1, v0x1f75e90_0, C4<0>, C4<0>, C4<0>;
L_0x1f7cf40 .functor XOR 1, L_0x1f7ced0, v0x1f75df0_0, C4<0>, C4<0>;
L_0x1f7d100 .functor NOT 1, v0x1f75e90_0, C4<0>, C4<0>, C4<0>;
L_0x1f7d170 .functor XOR 1, L_0x1f7d100, v0x1f75e90_0, C4<0>, C4<0>;
L_0x1f7d340 .functor NOT 1, v0x1f75e90_0, C4<0>, C4<0>, C4<0>;
L_0x1f7d3b0 .functor XOR 1, L_0x1f7d340, v0x1f75fd0_0, C4<0>, C4<0>;
L_0x1f7d7a0 .functor NOT 1, v0x1f75e90_0, C4<0>, C4<0>, C4<0>;
L_0x1f7d810 .functor XOR 1, L_0x1f7d7a0, v0x1f760c0_0, C4<0>, C4<0>;
L_0x1f7dc10 .functor NOT 1, v0x1f75fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7dc80 .functor XOR 1, L_0x1f7dc10, v0x1f75d30_0, C4<0>, C4<0>;
L_0x1f7de80 .functor NOT 1, v0x1f75fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7def0 .functor XOR 1, L_0x1f7de80, v0x1f75df0_0, C4<0>, C4<0>;
L_0x1f7e100 .functor NOT 1, v0x1f75fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e170 .functor XOR 1, L_0x1f7e100, v0x1f75e90_0, C4<0>, C4<0>;
L_0x1f7e390 .functor NOT 1, v0x1f75fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e400 .functor XOR 1, L_0x1f7e390, v0x1f75fd0_0, C4<0>, C4<0>;
L_0x1f7e630 .functor NOT 1, v0x1f75fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e6a0 .functor XOR 1, L_0x1f7e630, v0x1f760c0_0, C4<0>, C4<0>;
L_0x1f7e8e0 .functor NOT 1, v0x1f760c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e950 .functor XOR 1, L_0x1f7e8e0, v0x1f75d30_0, C4<0>, C4<0>;
L_0x1f7eba0 .functor NOT 1, v0x1f760c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7ec10 .functor XOR 1, L_0x1f7eba0, v0x1f75df0_0, C4<0>, C4<0>;
L_0x1f7ee70 .functor NOT 1, v0x1f760c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7eee0 .functor XOR 1, L_0x1f7ee70, v0x1f75e90_0, C4<0>, C4<0>;
L_0x1f7f150 .functor NOT 1, v0x1f760c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7f1c0 .functor XOR 1, L_0x1f7f150, v0x1f75fd0_0, C4<0>, C4<0>;
L_0x1f7fc10 .functor NOT 1, v0x1f760c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7fc80 .functor XOR 1, L_0x1f7fc10, v0x1f760c0_0, C4<0>, C4<0>;
v0x1f76460_0 .net *"_ivl_10", 0 0, L_0x1f7bac0;  1 drivers
v0x1f76540_0 .net *"_ivl_100", 0 0, L_0x1f7def0;  1 drivers
v0x1f76620_0 .net *"_ivl_104", 0 0, L_0x1f7e100;  1 drivers
v0x1f76710_0 .net *"_ivl_106", 0 0, L_0x1f7e170;  1 drivers
v0x1f767f0_0 .net *"_ivl_110", 0 0, L_0x1f7e390;  1 drivers
v0x1f76920_0 .net *"_ivl_112", 0 0, L_0x1f7e400;  1 drivers
v0x1f76a00_0 .net *"_ivl_116", 0 0, L_0x1f7e630;  1 drivers
v0x1f76ae0_0 .net *"_ivl_118", 0 0, L_0x1f7e6a0;  1 drivers
v0x1f76bc0_0 .net *"_ivl_122", 0 0, L_0x1f7e8e0;  1 drivers
v0x1f76d30_0 .net *"_ivl_124", 0 0, L_0x1f7e950;  1 drivers
v0x1f76e10_0 .net *"_ivl_128", 0 0, L_0x1f7eba0;  1 drivers
v0x1f76ef0_0 .net *"_ivl_130", 0 0, L_0x1f7ec10;  1 drivers
v0x1f76fd0_0 .net *"_ivl_134", 0 0, L_0x1f7ee70;  1 drivers
v0x1f770b0_0 .net *"_ivl_136", 0 0, L_0x1f7eee0;  1 drivers
v0x1f77190_0 .net *"_ivl_14", 0 0, L_0x1f7bb80;  1 drivers
v0x1f77270_0 .net *"_ivl_140", 0 0, L_0x1f7f150;  1 drivers
v0x1f77350_0 .net *"_ivl_142", 0 0, L_0x1f7f1c0;  1 drivers
v0x1f77430_0 .net *"_ivl_147", 0 0, L_0x1f7fc10;  1 drivers
v0x1f77510_0 .net *"_ivl_149", 0 0, L_0x1f7fc80;  1 drivers
v0x1f775f0_0 .net *"_ivl_16", 0 0, L_0x1f7bbf0;  1 drivers
v0x1f776d0_0 .net *"_ivl_2", 0 0, L_0x1f7b710;  1 drivers
v0x1f777b0_0 .net *"_ivl_20", 0 0, L_0x1f7bcf0;  1 drivers
v0x1f77890_0 .net *"_ivl_22", 0 0, L_0x1f7bd60;  1 drivers
v0x1f77970_0 .net *"_ivl_26", 0 0, L_0x1f7be70;  1 drivers
v0x1f77a50_0 .net *"_ivl_28", 0 0, L_0x1f7bee0;  1 drivers
v0x1f77b30_0 .net *"_ivl_32", 0 0, L_0x1f7c000;  1 drivers
v0x1f77c10_0 .net *"_ivl_34", 0 0, L_0x1f7c070;  1 drivers
v0x1f77cf0_0 .net *"_ivl_38", 0 0, L_0x1f7c150;  1 drivers
v0x1f77dd0_0 .net *"_ivl_4", 0 0, L_0x1f7b780;  1 drivers
v0x1f77eb0_0 .net *"_ivl_40", 0 0, L_0x1f7c3d0;  1 drivers
v0x1f77f90_0 .net *"_ivl_44", 0 0, L_0x1f7c0e0;  1 drivers
v0x1f78070_0 .net *"_ivl_46", 0 0, L_0x1f7c510;  1 drivers
v0x1f78150_0 .net *"_ivl_50", 0 0, L_0x1f7c690;  1 drivers
v0x1f78440_0 .net *"_ivl_52", 0 0, L_0x1f7c700;  1 drivers
v0x1f78520_0 .net *"_ivl_56", 0 0, L_0x1f7c890;  1 drivers
v0x1f78600_0 .net *"_ivl_58", 0 0, L_0x1f7c900;  1 drivers
v0x1f786e0_0 .net *"_ivl_62", 0 0, L_0x1f7caa0;  1 drivers
v0x1f787c0_0 .net *"_ivl_64", 0 0, L_0x1f7cd20;  1 drivers
v0x1f788a0_0 .net *"_ivl_68", 0 0, L_0x1f7ced0;  1 drivers
v0x1f78980_0 .net *"_ivl_70", 0 0, L_0x1f7cf40;  1 drivers
v0x1f78a60_0 .net *"_ivl_74", 0 0, L_0x1f7d100;  1 drivers
v0x1f78b40_0 .net *"_ivl_76", 0 0, L_0x1f7d170;  1 drivers
v0x1f78c20_0 .net *"_ivl_8", 0 0, L_0x1f7b840;  1 drivers
v0x1f78d00_0 .net *"_ivl_80", 0 0, L_0x1f7d340;  1 drivers
v0x1f78de0_0 .net *"_ivl_82", 0 0, L_0x1f7d3b0;  1 drivers
v0x1f78ec0_0 .net *"_ivl_86", 0 0, L_0x1f7d7a0;  1 drivers
v0x1f78fa0_0 .net *"_ivl_88", 0 0, L_0x1f7d810;  1 drivers
v0x1f79080_0 .net *"_ivl_92", 0 0, L_0x1f7dc10;  1 drivers
v0x1f79160_0 .net *"_ivl_94", 0 0, L_0x1f7dc80;  1 drivers
v0x1f79240_0 .net *"_ivl_98", 0 0, L_0x1f7de80;  1 drivers
v0x1f79320_0 .net "a", 0 0, v0x1f75d30_0;  alias, 1 drivers
v0x1f793c0_0 .net "b", 0 0, v0x1f75df0_0;  alias, 1 drivers
v0x1f794b0_0 .net "c", 0 0, v0x1f75e90_0;  alias, 1 drivers
v0x1f795a0_0 .net "d", 0 0, v0x1f75fd0_0;  alias, 1 drivers
v0x1f79690_0 .net "e", 0 0, v0x1f760c0_0;  alias, 1 drivers
v0x1f79780_0 .net "out", 24 0, L_0x1f7c7f0;  alias, 1 drivers
LS_0x1f7c7f0_0_0 .concat8 [ 1 1 1 1], L_0x1f7fc80, L_0x1f7f1c0, L_0x1f7eee0, L_0x1f7ec10;
LS_0x1f7c7f0_0_4 .concat8 [ 1 1 1 1], L_0x1f7e950, L_0x1f7e6a0, L_0x1f7e400, L_0x1f7e170;
LS_0x1f7c7f0_0_8 .concat8 [ 1 1 1 1], L_0x1f7def0, L_0x1f7dc80, L_0x1f7d810, L_0x1f7d3b0;
LS_0x1f7c7f0_0_12 .concat8 [ 1 1 1 1], L_0x1f7d170, L_0x1f7cf40, L_0x1f7cd20, L_0x1f7c900;
LS_0x1f7c7f0_0_16 .concat8 [ 1 1 1 1], L_0x1f7c700, L_0x1f7c510, L_0x1f7c3d0, L_0x1f7c070;
LS_0x1f7c7f0_0_20 .concat8 [ 1 1 1 1], L_0x1f7bee0, L_0x1f7bd60, L_0x1f7bbf0, L_0x1f7bac0;
LS_0x1f7c7f0_0_24 .concat8 [ 1 0 0 0], L_0x1f7b780;
LS_0x1f7c7f0_1_0 .concat8 [ 4 4 4 4], LS_0x1f7c7f0_0_0, LS_0x1f7c7f0_0_4, LS_0x1f7c7f0_0_8, LS_0x1f7c7f0_0_12;
LS_0x1f7c7f0_1_4 .concat8 [ 4 4 1 0], LS_0x1f7c7f0_0_16, LS_0x1f7c7f0_0_20, LS_0x1f7c7f0_0_24;
L_0x1f7c7f0 .concat8 [ 16 9 0 0], LS_0x1f7c7f0_1_0, LS_0x1f7c7f0_1_4;
S_0x1f79920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1f41fb0;
 .timescale -12 -12;
E_0x1f3e990 .event anyedge, v0x1f7a690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f7a690_0;
    %nor/r;
    %assign/vec4 v0x1f7a690_0, 0;
    %wait E_0x1f3e990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f75a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f3eda0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1f760c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f75fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f75e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f75df0_0, 0;
    %assign/vec4 v0x1f75d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f41fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7a690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f41fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f7a2b0_0;
    %inv;
    %store/vec4 v0x1f7a2b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f41fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f75f30_0, v0x1f7a810_0, v0x1f7a0d0_0, v0x1f7a170_0, v0x1f7a210_0, v0x1f7a350_0, v0x1f7a3f0_0, v0x1f7a530_0, v0x1f7a490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f41fb0;
T_5 ;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f41fb0;
T_6 ;
    %wait E_0x1f3eda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f7a5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7a5d0_0, 4, 32;
    %load/vec4 v0x1f7a750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7a5d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f7a5d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7a5d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f7a530_0;
    %load/vec4 v0x1f7a530_0;
    %load/vec4 v0x1f7a490_0;
    %xor;
    %load/vec4 v0x1f7a530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7a5d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f7a5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7a5d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/vector5/iter0/response51/top_module.sv";
