{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543330591923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543330591923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 15:56:31 2018 " "Processing started: Tue Nov 27 15:56:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543330591923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543330591923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543330591923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1543330592282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-myfile_arch " "Found design unit 1: VGA-myfile_arch" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592672 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll25-SYN " "Found design unit 1: pll25-SYN" {  } { { "src/pll25.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/pll25.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll25 " "Found entity 1: pll25" {  } { { "src/pll25.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/pll25.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nes_joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nes_joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NES_joystick-NES_joystick_arch " "Found design unit 1: NES_joystick-NES_joystick_arch" {  } { { "src/NES_joystick.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/NES_joystick.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""} { "Info" "ISGN_ENTITY_NAME" "1 NES_joystick " "Found entity 1: NES_joystick" {  } { { "src/NES_joystick.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/NES_joystick.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/character_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/character_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 character_rom-rtl " "Found design unit 1: character_rom-rtl" {  } { { "src/character_rom.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/character_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""} { "Info" "ISGN_ENTITY_NAME" "1 character_rom " "Found entity 1: character_rom" {  } { { "src/character_rom.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/character_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/environment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/environment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Environment-Environment_arch " "Found design unit 1: Environment-Environment_arch" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Environment " "Found entity 1: Environment" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/int_array.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/int_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_array " "Found design unit 1: int_array" {  } { { "src/int_array.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/int_array.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/character_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/character_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 character_rom2-rtl " "Found design unit 1: character_rom2-rtl" {  } { { "src/character_rom2.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/character_rom2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "1 character_rom2 " "Found entity 1: character_rom2" {  } { { "src/character_rom2.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/character_rom2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/block_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/block_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_rom-rtl " "Found design unit 1: block_rom-rtl" {  } { { "src/block_rom.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/block_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_rom " "Found entity 1: block_rom" {  } { { "src/block_rom.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/block_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/muxsonout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/muxsonout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxsonout-muxsonout_arch " "Found design unit 1: muxsonout-muxsonout_arch" {  } { { "src/muxsonout.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/muxsonout.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxsonout " "Found entity 1: muxsonout" {  } { { "src/muxsonout.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/muxsonout.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/package_son_out.vhd 9 4 " "Found 9 design units, including 4 entities, in source file src/package_son_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_son_out " "Found design unit 1: package_son_out" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 muxseqdatout-muxseqdatout_arch " "Found design unit 2: muxseqdatout-muxseqdatout_arch" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rommuxsonout-rommuxsonout_arch " "Found design unit 3: rommuxsonout-rommuxsonout_arch" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 regofcodec-regofcodec_arch " "Found design unit 4: regofcodec-regofcodec_arch" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 seqdata-seqdata_arch " "Found design unit 5: seqdata-seqdata_arch" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxseqdatout " "Found entity 1: muxseqdatout" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "2 rommuxsonout " "Found entity 2: rommuxsonout" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "3 regofcodec " "Found entity 3: regofcodec" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""} { "Info" "ISGN_ENTITY_NAME" "4 seqdata " "Found entity 4: seqdata" {  } { { "src/package_son_out.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543330592766 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_SYNC_N VGA.vhd(46) " "VHDL Signal Declaration warning at VGA.vhd(46): used explicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543330592766 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrRight VGA.vhd(138) " "Verilog HDL or VHDL warning at VGA.vhd(138): object \"wrRight\" assigned a value but never read" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543330592766 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_JOYSTICK_2 VGA.vhd(150) " "Verilog HDL or VHDL warning at VGA.vhd(150): object \"REG_JOYSTICK_2\" assigned a value but never read" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543330592766 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_array_size VGA.vhd(170) " "Verilog HDL or VHDL warning at VGA.vhd(170): object \"VGA_array_size\" assigned a value but never read" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543330592766 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25 pll25:pll25_inst " "Elaborating entity \"pll25\" for hierarchy \"pll25:pll25_inst\"" {  } { { "src/VGA.vhd" "pll25_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll25:pll25_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll25:pll25_inst\|altpll:altpll_component\"" {  } { { "src/pll25.vhd" "altpll_component" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/pll25.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll25:pll25_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll25:pll25_inst\|altpll:altpll_component\"" {  } { { "src/pll25.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/pll25.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll25:pll25_inst\|altpll:altpll_component " "Instantiated megafunction \"pll25:pll25_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592812 ""}  } { { "src/pll25.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/pll25.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543330592812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll25_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll25_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll25_altpll " "Found entity 1: pll25_altpll" {  } { { "db/pll25_altpll.v" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/pll25_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330592875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330592875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25_altpll pll25:pll25_inst\|altpll:altpll_component\|pll25_altpll:auto_generated " "Elaborating entity \"pll25_altpll\" for hierarchy \"pll25:pll25_inst\|altpll:altpll_component\|pll25_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_joystick NES_joystick:NES_joystick1_inst " "Elaborating entity \"NES_joystick\" for hierarchy \"NES_joystick:NES_joystick1_inst\"" {  } { { "src/VGA.vhd" "NES_joystick1_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_rom character_rom:character_rom_inst " "Elaborating entity \"character_rom\" for hierarchy \"character_rom:character_rom_inst\"" {  } { { "src/VGA.vhd" "character_rom_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_rom2 character_rom2:character_rom2_inst " "Elaborating entity \"character_rom2\" for hierarchy \"character_rom2:character_rom2_inst\"" {  } { { "src/VGA.vhd" "character_rom2_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_rom block_rom:block_rom_inst " "Elaborating entity \"block_rom\" for hierarchy \"block_rom:block_rom_inst\"" {  } { { "src/VGA.vhd" "block_rom_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Environment Environment:Environment_inst " "Elaborating entity \"Environment\" for hierarchy \"Environment:Environment_inst\"" {  } { { "src/VGA.vhd" "Environment_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592890 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pos_x Environment.vhd(7) " "VHDL Signal Declaration warning at Environment.vhd(7): used explicit default value for signal \"pos_x\" because signal was never assigned a value" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 7 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543330592890 "|VGA|Environment:Environment_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pos_y Environment.vhd(8) " "VHDL Signal Declaration warning at Environment.vhd(8): used explicit default value for signal \"pos_y\" because signal was never assigned a value" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 8 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543330592890 "|VGA|Environment:Environment_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size_x Environment.vhd(9) " "VHDL Signal Declaration warning at Environment.vhd(9): used explicit default value for signal \"size_x\" because signal was never assigned a value" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 9 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543330592890 "|VGA|Environment:Environment_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size_y Environment.vhd(10) " "VHDL Signal Declaration warning at Environment.vhd(10): used explicit default value for signal \"size_y\" because signal was never assigned a value" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543330592890 "|VGA|Environment:Environment_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "array_size Environment.vhd(11) " "VHDL Signal Declaration warning at Environment.vhd(11): used explicit default value for signal \"array_size\" because signal was never assigned a value" {  } { { "src/Environment.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/Environment.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543330592890 "|VGA|Environment:Environment_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxsonout muxsonout:u_muxsonout " "Elaborating entity \"muxsonout\" for hierarchy \"muxsonout:u_muxsonout\"" {  } { { "src/VGA.vhd" "u_muxsonout" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seqdata muxsonout:u_muxsonout\|seqdata:seqdata_inst " "Elaborating entity \"seqdata\" for hierarchy \"muxsonout:u_muxsonout\|seqdata:seqdata_inst\"" {  } { { "src/muxsonout.vhd" "seqdata_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/muxsonout.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regofcodec muxsonout:u_muxsonout\|regofcodec:regofcodec_inst " "Elaborating entity \"regofcodec\" for hierarchy \"muxsonout:u_muxsonout\|regofcodec:regofcodec_inst\"" {  } { { "src/muxsonout.vhd" "regofcodec_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/muxsonout.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rommuxsonout muxsonout:u_muxsonout\|regofcodec:regofcodec_inst\|rommuxsonout:rom0 " "Elaborating entity \"rommuxsonout\" for hierarchy \"muxsonout:u_muxsonout\|regofcodec:regofcodec_inst\|rommuxsonout:rom0\"" {  } { { "src/package_son_out.vhd" "rom0" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/package_son_out.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxseqdatout muxsonout:u_muxsonout\|muxseqdatout:muxseqdatout_inst " "Elaborating entity \"muxseqdatout\" for hierarchy \"muxsonout:u_muxsonout\|muxseqdatout:muxseqdatout_inst\"" {  } { { "src/muxsonout.vhd" "muxseqdatout_inst" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/muxsonout.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330592906 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "src/VGA.vhd" "Mod0" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330594466 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "src/VGA.vhd" "Mod2" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330594466 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "src/VGA.vhd" "Mod1" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330594466 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543330594466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330594497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594497 ""}  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543330594497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/lpm_divide_cqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330594560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330594560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330594575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330594575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330594653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330594653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330594716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330594716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330594778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330594778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543330594794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543330594794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330594809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543330594809 ""}  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 464 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543330594809 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "23 " "Ignored 23 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "23 " "Ignored 23 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1543330595667 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1543330595667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543330597227 "|VGA|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543330597227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543330597446 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_16~18 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_16~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602523 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_18~18 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602523 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1543330602523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543330602833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602833 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602989 "|VGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602989 "|VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602989 "|VGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602989 "|VGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602989 "|VGA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_from_NS2 " "No output dependent on input pin \"Data_from_NS2\"" {  } { { "src/VGA.vhd" "" { Text "C:/Users/eleve/Documents/VGA - Copie (2) - Copie/src/VGA.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543330602989 "|VGA|Data_from_NS2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543330602989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2815 " "Implemented 2815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543330602989 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543330602989 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1543330602989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2767 " "Implemented 2767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543330602989 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1543330602989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543330602989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543330603004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 15:56:43 2018 " "Processing ended: Tue Nov 27 15:56:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543330603004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543330603004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543330603004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543330603004 ""}
