
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 330.949 ; gain = 100.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:51]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:6' bound to instance 'DEBR' of component 'debounce' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:16]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:6' bound to instance 'DEBL' of component 'debounce' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:13' bound to instance 'ENC0' of component 'encoder' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'encoder' (2#1) [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:26]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:13' bound to instance 'ENC1' of component 'encoder' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:135]
INFO: [Synth 8-3491] module 'ssd_muxer' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:35' bound to instance 'MUX' of component 'ssd_muxer' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'ssd_muxer' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ssd_muxer' (3#1) [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 383.613 ; gain = 153.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 383.613 ; gain = 153.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 716.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 716.379 ; gain = 485.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 716.379 ; gain = 485.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 716.379 ; gain = 485.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "sglPulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:34]
INFO: [Synth 8-5544] ROM "ssd3_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd2_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd1_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd0_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:132]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    rest |                              000 |                              000
                kounting |                              001 |                              001
               wait4zero |                              010 |                              010
             singlepulse |                              011 |                              011
                deadtime |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'g_in_reg' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'accum_reg' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 716.379 ; gain = 485.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ssd_muxer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DEBR/k_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element DEBL/k_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2/debounce.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element MUX/counter_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:132]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 716.379 ; gain = 485.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 716.379 ; gain = 485.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.613 ; gain = 500.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |     7|
|7     |LUT5   |    18|
|8     |LUT6   |    10|
|9     |MUXF7  |     7|
|10    |FDRE   |    66|
|11    |LDC    |     9|
|12    |IBUF   |    11|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   181|
|2     |  DEBL   |debounce   |    41|
|3     |  DEBR   |debounce_0 |    41|
|4     |  MUX    |ssd_muxer  |    50|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 731.379 ; gain = 168.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 731.379 ; gain = 500.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 731.379 ; gain = 504.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_4/computer_assignment_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 731.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 12:09:25 2017...
