// Seed: 1263850935
module module_0 ();
  uwire id_1;
  always id_2 = id_1;
  localparam id_3 = id_1 == id_1;
  wire id_4;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    input supply0 id_7
);
  integer id_9;
  assign id_3 = 1;
  bit id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17, id_18;
  always id_11 <= id_14;
  always $display;
  wire id_19;
  id_20(
      .id_0(-1), .id_1(1)
  );
  reg id_21, id_22;
  assign id_15 = 1'd0;
  assign id_11 = id_22;
  module_0 modCall_1 ();
  wire id_23 = 1;
  wire id_24 = 1, id_25, id_26;
endmodule
