# my first makefile

CC = gcc
SRC = $(wildcard *.c)
OBJ = $(SRC:%.c=%.o)
NAME = school

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
$(OBJ): $(SRC)
	$(CC) 	-c -o $@ $(@:%.o=%.c)
