# BU2020
### cmpe344.02 fall2020 term project#1
This project is a verilog simulation of a 16-bit RISC-V processor, for further information [view the project report](https://github.com/ocebenzer/BU2020/blob/main/344_project_report.pdf).

[Related GitHub Repository](https://github.com/ocebenzer/BU2020)

* [project descriptions](https://github.com/ocebenzer/BOUN_cmpe_archive_ocb/blob/master/cmpe344/project1%20%20BU2020/FinalProject.pdf)
* [detailed description of project#1](https://github.com/ocebenzer/BOUN_cmpe_archive_ocb/blob/master/cmpe344/project1%20%20BU2020/Appendix%20A.pdf)
* [final project report](https://github.com/ocebenzer/BOUN_cmpe_archive_ocb/blob/master/cmpe344/project1%20%20BU2020/344_project_report.pdf)

## Requirements
The projects can be viewed using [iverilog](https://sourceforge.net/projects/iverilog/), which also includes GTKWave.
