
9_ADC_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009190  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08009320  08009320  00019320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096d4  080096d4  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  080096d4  080096d4  000196d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096dc  080096dc  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096dc  080096dc  000196dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096e0  080096e0  000196e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  080096e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020238  2**0
                  CONTENTS
 10 .bss          00000410  20000238  20000238  00020238  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000648  20000648  00020238  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f34c  00000000  00000000  000202ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002316  00000000  00000000  0002f5f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e90  00000000  00000000  00031910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b61  00000000  00000000  000327a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00003926  00000000  00000000  00033301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00011720  00000000  00000000  00036c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d9f9f  00000000  00000000  00048347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004e8c  00000000  00000000  001222e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  00127174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009308 	.word	0x08009308

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	08009308 	.word	0x08009308

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
 8000eae:	4b23      	ldr	r3, [pc, #140]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a22      	ldr	r2, [pc, #136]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0310 	and.w	r3, r3, #16
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4819      	ldr	r0, [pc, #100]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000edc:	f002 fd64 	bl	80039a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4815      	ldr	r0, [pc, #84]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000eea:	f002 fd5d 	bl	80039a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000ef8:	f002 fd56 	bl	80039a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000efc:	2310      	movs	r3, #16
 8000efe:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f06:	f002 fd4f 	bl	80039a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f0a:	2320      	movs	r3, #32
 8000f0c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	4619      	mov	r1, r3
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f14:	f002 fd48 	bl	80039a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f18:	2340      	movs	r3, #64	; 0x40
 8000f1a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4807      	ldr	r0, [pc, #28]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f22:	f002 fd41 	bl	80039a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f30:	f002 fd3a 	bl	80039a8 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40021000 	.word	0x40021000

08000f44 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da04      	bge.n	8000f60 <CLCD_Write_Instruction+0x1c>
 8000f56:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f5e:	e003      	b.n	8000f68 <CLCD_Write_Instruction+0x24>
 8000f60:	4b5c      	ldr	r3, [pc, #368]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f68:	4a5a      	ldr	r2, [pc, #360]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f6a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d004      	beq.n	8000f80 <CLCD_Write_Instruction+0x3c>
 8000f76:	4b57      	ldr	r3, [pc, #348]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f7e:	e003      	b.n	8000f88 <CLCD_Write_Instruction+0x44>
 8000f80:	4b54      	ldr	r3, [pc, #336]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f88:	4a52      	ldr	r2, [pc, #328]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f8a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 0320 	and.w	r3, r3, #32
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <CLCD_Write_Instruction+0x5c>
 8000f96:	4b4f      	ldr	r3, [pc, #316]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f043 0320 	orr.w	r3, r3, #32
 8000f9e:	e003      	b.n	8000fa8 <CLCD_Write_Instruction+0x64>
 8000fa0:	4b4c      	ldr	r3, [pc, #304]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	f023 0320 	bic.w	r3, r3, #32
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000faa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <CLCD_Write_Instruction+0x7c>
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0310 	orr.w	r3, r3, #16
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x84>
 8000fc0:	4b44      	ldr	r3, [pc, #272]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0310 	bic.w	r3, r3, #16
 8000fc8:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8000fcc:	4b41      	ldr	r3, [pc, #260]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a40      	ldr	r2, [pc, #256]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fd2:	f023 0301 	bic.w	r3, r3, #1
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8000fd8:	4b3e      	ldr	r3, [pc, #248]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	4a3d      	ldr	r2, [pc, #244]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fde:	f023 0302 	bic.w	r3, r3, #2
 8000fe2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000fe4:	4b3b      	ldr	r3, [pc, #236]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	4a3a      	ldr	r2, [pc, #232]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fea:	f023 0304 	bic.w	r3, r3, #4
 8000fee:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8000ff0:	4b38      	ldr	r3, [pc, #224]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	4a37      	ldr	r2, [pc, #220]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000ffc:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	4a34      	ldr	r2, [pc, #208]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001002:	f023 0304 	bic.w	r3, r3, #4
 8001006:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <CLCD_Write_Instruction+0xd8>
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101a:	e003      	b.n	8001024 <CLCD_Write_Instruction+0xe0>
 800101c:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001024:	4a2b      	ldr	r2, [pc, #172]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001026:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d004      	beq.n	800103c <CLCD_Write_Instruction+0xf8>
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800103a:	e003      	b.n	8001044 <CLCD_Write_Instruction+0x100>
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d004      	beq.n	800105c <CLCD_Write_Instruction+0x118>
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	e003      	b.n	8001064 <CLCD_Write_Instruction+0x120>
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f023 0320 	bic.w	r3, r3, #32
 8001064:	4a1b      	ldr	r2, [pc, #108]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001066:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0x138>
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0x140>
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0310 	bic.w	r3, r3, #16
 8001084:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0302 	bic.w	r3, r3, #2
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0304 	bic.w	r3, r3, #4
 80010aa:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010be:	f023 0304 	bic.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f001 fb25 	bl	8002714 <HAL_Delay>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000

080010d8 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	da04      	bge.n	80010f4 <CLCD_Write_Display+0x1c>
 80010ea:	4b5f      	ldr	r3, [pc, #380]	; (8001268 <CLCD_Write_Display+0x190>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f2:	e003      	b.n	80010fc <CLCD_Write_Display+0x24>
 80010f4:	4b5c      	ldr	r3, [pc, #368]	; (8001268 <CLCD_Write_Display+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010fc:	4a5a      	ldr	r2, [pc, #360]	; (8001268 <CLCD_Write_Display+0x190>)
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001106:	2b00      	cmp	r3, #0
 8001108:	d004      	beq.n	8001114 <CLCD_Write_Display+0x3c>
 800110a:	4b57      	ldr	r3, [pc, #348]	; (8001268 <CLCD_Write_Display+0x190>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001112:	e003      	b.n	800111c <CLCD_Write_Display+0x44>
 8001114:	4b54      	ldr	r3, [pc, #336]	; (8001268 <CLCD_Write_Display+0x190>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800111c:	4a52      	ldr	r2, [pc, #328]	; (8001268 <CLCD_Write_Display+0x190>)
 800111e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 0320 	and.w	r3, r3, #32
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <CLCD_Write_Display+0x5c>
 800112a:	4b4f      	ldr	r3, [pc, #316]	; (8001268 <CLCD_Write_Display+0x190>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f043 0320 	orr.w	r3, r3, #32
 8001132:	e003      	b.n	800113c <CLCD_Write_Display+0x64>
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <CLCD_Write_Display+0x190>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	f023 0320 	bic.w	r3, r3, #32
 800113c:	4a4a      	ldr	r2, [pc, #296]	; (8001268 <CLCD_Write_Display+0x190>)
 800113e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	d004      	beq.n	8001154 <CLCD_Write_Display+0x7c>
 800114a:	4b47      	ldr	r3, [pc, #284]	; (8001268 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x84>
 8001154:	4b44      	ldr	r3, [pc, #272]	; (8001268 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0310 	bic.w	r3, r3, #16
 800115c:	4a42      	ldr	r2, [pc, #264]	; (8001268 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001160:	4b41      	ldr	r3, [pc, #260]	; (8001268 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	4a40      	ldr	r2, [pc, #256]	; (8001268 <CLCD_Write_Display+0x190>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <CLCD_Write_Display+0x190>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <CLCD_Write_Display+0x190>)
 8001172:	f023 0302 	bic.w	r3, r3, #2
 8001176:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <CLCD_Write_Display+0x190>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	4a3a      	ldr	r2, [pc, #232]	; (8001268 <CLCD_Write_Display+0x190>)
 800117e:	f023 0304 	bic.w	r3, r3, #4
 8001182:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001184:	4b38      	ldr	r3, [pc, #224]	; (8001268 <CLCD_Write_Display+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a37      	ldr	r2, [pc, #220]	; (8001268 <CLCD_Write_Display+0x190>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001190:	4b35      	ldr	r3, [pc, #212]	; (8001268 <CLCD_Write_Display+0x190>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a34      	ldr	r2, [pc, #208]	; (8001268 <CLCD_Write_Display+0x190>)
 8001196:	f023 0304 	bic.w	r3, r3, #4
 800119a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <CLCD_Write_Display+0xd8>
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <CLCD_Write_Display+0x190>)
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	e003      	b.n	80011b8 <CLCD_Write_Display+0xe0>
 80011b0:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <CLCD_Write_Display+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011b8:	4a2b      	ldr	r2, [pc, #172]	; (8001268 <CLCD_Write_Display+0x190>)
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <CLCD_Write_Display+0xf8>
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <CLCD_Write_Display+0x190>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ce:	e003      	b.n	80011d8 <CLCD_Write_Display+0x100>
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011d8:	4a23      	ldr	r2, [pc, #140]	; (8001268 <CLCD_Write_Display+0x190>)
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <CLCD_Write_Display+0x118>
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <CLCD_Write_Display+0x190>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	e003      	b.n	80011f8 <CLCD_Write_Display+0x120>
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f023 0320 	bic.w	r3, r3, #32
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <CLCD_Write_Display+0x190>)
 80011fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0x138>
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0x140>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0310 	bic.w	r3, r3, #16
 8001218:	4a13      	ldr	r2, [pc, #76]	; (8001268 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	4a11      	ldr	r2, [pc, #68]	; (8001268 <CLCD_Write_Display+0x190>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <CLCD_Write_Display+0x190>)
 800122e:	f023 0302 	bic.w	r3, r3, #2
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <CLCD_Write_Display+0x190>)
 800123a:	f023 0304 	bic.w	r3, r3, #4
 800123e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a08      	ldr	r2, [pc, #32]	; (8001268 <CLCD_Write_Display+0x190>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <CLCD_Write_Display+0x190>)
 8001252:	f023 0304 	bic.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001258:	2001      	movs	r0, #1
 800125a:	f001 fa5b 	bl	8002714 <HAL_Delay>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <CLCD_Gotoxy+0x1c>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d007      	beq.n	8001296 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8001286:	e00d      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	3b80      	subs	r3, #128	; 0x80
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe58 	bl	8000f44 <CLCD_Write_Instruction>
 8001294:	e006      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	3b40      	subs	r3, #64	; 0x40
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fe51 	bl	8000f44 <CLCD_Write_Instruction>
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	603a      	str	r2, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	460b      	mov	r3, r1
 80012ba:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80012c0:	79ba      	ldrb	r2, [r7, #6]
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ffd0 	bl	800126c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff feff 	bl	80010d8 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3301      	adds	r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1ef      	bne.n	80012cc <CLCD_Puts+0x20>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <CLCD_Init>:

void CLCD_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80012fa:	2064      	movs	r0, #100	; 0x64
 80012fc:	f001 fa0a 	bl	8002714 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001300:	2028      	movs	r0, #40	; 0x28
 8001302:	f7ff fe1f 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001306:	200a      	movs	r0, #10
 8001308:	f001 fa04 	bl	8002714 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800130c:	2028      	movs	r0, #40	; 0x28
 800130e:	f7ff fe19 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f001 f9fe 	bl	8002714 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001318:	200c      	movs	r0, #12
 800131a:	f7ff fe13 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800131e:	2006      	movs	r0, #6
 8001320:	f7ff fe10 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fe0d 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fe0a 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff fe07 	bl	8000f44 <CLCD_Write_Instruction>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <_write>:
static void MX_TIM2_Init(void);
static void MX_TIM5_Init(void);
static void MX_ADC1_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *p, int len) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	b29a      	uxth	r2, r3
 800134c:	230a      	movs	r3, #10
 800134e:	68b9      	ldr	r1, [r7, #8]
 8001350:	4803      	ldr	r0, [pc, #12]	; (8001360 <_write+0x24>)
 8001352:	f004 f92a 	bl	80055aa <HAL_UART_Transmit>
	return len;
 8001356:	687b      	ldr	r3, [r7, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200004ac 	.word	0x200004ac

08001364 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a17      	ldr	r2, [pc, #92]	; (80013d0 <HAL_UART_RxCpltCallback+0x6c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d127      	bne.n	80013c6 <HAL_UART_RxCpltCallback+0x62>
		if (buf < 100 - 1) {
 8001376:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b62      	cmp	r3, #98	; 0x62
 800137c:	d806      	bhi.n	800138c <HAL_UART_RxCpltCallback+0x28>
			buf++;
 800137e:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	3301      	adds	r3, #1
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 8001388:	701a      	strb	r2, [r3, #0]
 800138a:	e002      	b.n	8001392 <HAL_UART_RxCpltCallback+0x2e>
		} else {
			buf = 0;
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
		}

		if (rx3_buf[buf - 1] == '\n') {
 8001392:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	3b01      	subs	r3, #1
 8001398:	4a0f      	ldr	r2, [pc, #60]	; (80013d8 <HAL_UART_RxCpltCallback+0x74>)
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	2b0a      	cmp	r3, #10
 800139e:	d108      	bne.n	80013b2 <HAL_UART_RxCpltCallback+0x4e>
			rx3_buf[buf - 1] = '\0';
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	3b01      	subs	r3, #1
 80013a6:	4a0c      	ldr	r2, [pc, #48]	; (80013d8 <HAL_UART_RxCpltCallback+0x74>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	54d1      	strb	r1, [r2, r3]
			buf = 0;
 80013ac:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
 80013b2:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <HAL_UART_RxCpltCallback+0x70>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <HAL_UART_RxCpltCallback+0x74>)
 80013ba:	4413      	add	r3, r2
 80013bc:	2201      	movs	r2, #1
 80013be:	4619      	mov	r1, r3
 80013c0:	4806      	ldr	r0, [pc, #24]	; (80013dc <HAL_UART_RxCpltCallback+0x78>)
 80013c2:	f004 f984 	bl	80056ce <HAL_UART_Receive_IT>
	}
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40004800 	.word	0x40004800
 80013d4:	200004f0 	.word	0x200004f0
 80013d8:	20000000 	.word	0x20000000
 80013dc:	200004ac 	.word	0x200004ac

080013e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
//		_7SEG_SetNumber(DGT1, cnt/10, OFF);
//		_7SEG_SetNumber(DGT2, cnt%10, ON);
//		cnt++;
	}
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	80fb      	strh	r3, [r7, #6]
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
//	}
//	if (GPIO_Pin == GPIO_PIN_10) {
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
//	}
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001412:	f001 f90d 	bl	8002630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001416:	f000 f88b 	bl	8001530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800141a:	f000 fc8b 	bl	8001d34 <MX_GPIO_Init>
  MX_DMA_Init();
 800141e:	f000 fc69 	bl	8001cf4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001422:	f000 fc3d 	bl	8001ca0 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8001426:	f000 fbb7 	bl	8001b98 <MX_TIM7_Init>
  MX_TIM3_Init();
 800142a:	f000 fa09 	bl	8001840 <MX_TIM3_Init>
  MX_TIM4_Init();
 800142e:	f000 fa9b 	bl	8001968 <MX_TIM4_Init>
  MX_TIM10_Init();
 8001432:	f000 fbe7 	bl	8001c04 <MX_TIM10_Init>
  MX_TIM2_Init();
 8001436:	f000 f98d 	bl	8001754 <MX_TIM2_Init>
  MX_TIM5_Init();
 800143a:	f000 fb29 	bl	8001a90 <MX_TIM5_Init>
  MX_ADC1_Init();
 800143e:	f000 f90d 	bl	800165c <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001442:	f000 f8df 	bl	8001604 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001446:	2201      	movs	r2, #1
 8001448:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144c:	4830      	ldr	r0, [pc, #192]	; (8001510 <main+0x104>)
 800144e:	f002 fc47 	bl	8003ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001452:	2201      	movs	r2, #1
 8001454:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001458:	482d      	ldr	r0, [pc, #180]	; (8001510 <main+0x104>)
 800145a:	f002 fc41 	bl	8003ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800145e:	2201      	movs	r2, #1
 8001460:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001464:	482a      	ldr	r0, [pc, #168]	; (8001510 <main+0x104>)
 8001466:	f002 fc3b 	bl	8003ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800146a:	2201      	movs	r2, #1
 800146c:	2140      	movs	r1, #64	; 0x40
 800146e:	4829      	ldr	r0, [pc, #164]	; (8001514 <main+0x108>)
 8001470:	f002 fc36 	bl	8003ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001474:	2201      	movs	r2, #1
 8001476:	2101      	movs	r1, #1
 8001478:	4827      	ldr	r0, [pc, #156]	; (8001518 <main+0x10c>)
 800147a:	f002 fc31 	bl	8003ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800147e:	2201      	movs	r2, #1
 8001480:	2120      	movs	r1, #32
 8001482:	4825      	ldr	r0, [pc, #148]	; (8001518 <main+0x10c>)
 8001484:	f002 fc2c 	bl	8003ce0 <HAL_GPIO_WritePin>

//	HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
	HAL_TIM_Base_Start_IT(&htim7);
 8001488:	4824      	ldr	r0, [pc, #144]	; (800151c <main+0x110>)
 800148a:	f003 f943 	bl	8004714 <HAL_TIM_Base_Start_IT>
//	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); // motor driver input B, 0% pwm
	/*DC motor 100Hz Negative*/
//	TIM5->CCR4 = 0;
//	TIM5->CCR1 = 5000;

	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2204      	movs	r2, #4
 8001494:	4619      	mov	r1, r3
 8001496:	4822      	ldr	r0, [pc, #136]	; (8001520 <main+0x114>)
 8001498:	f001 f9a4 	bl	80027e4 <HAL_ADC_Start_DMA>

	CLCD_GPIO_Init();
 800149c:	f7ff fd02 	bl	8000ea4 <CLCD_GPIO_Init>
	CLCD_Init();
 80014a0:	f7ff ff29 	bl	80012f6 <CLCD_Init>

	CLCD_Puts(0, 0, "Welcome to");
 80014a4:	4a1f      	ldr	r2, [pc, #124]	; (8001524 <main+0x118>)
 80014a6:	2100      	movs	r1, #0
 80014a8:	2000      	movs	r0, #0
 80014aa:	f7ff feff 	bl	80012ac <CLCD_Puts>
	CLCD_Puts(0, 1, "Kkang Home");
 80014ae:	4a1e      	ldr	r2, [pc, #120]	; (8001528 <main+0x11c>)
 80014b0:	2101      	movs	r1, #1
 80014b2:	2000      	movs	r0, #0
 80014b4:	f7ff fefa 	bl	80012ac <CLCD_Puts>
//	_7SEG_GPIO_Init();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t str[20];
	uint16_t ccr = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t arr = 1000;
 80014c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c6:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t psc = 1000;
 80014c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014cc:	843b      	strh	r3, [r7, #32]
	uint8_t ud_flag = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	77fb      	strb	r3, [r7, #31]

	while (1) {
		sprintf(str, "%4d  %4d", adcval[0], adcval[1]);
 80014d2:	8abb      	ldrh	r3, [r7, #20]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	461a      	mov	r2, r3
 80014d8:	8afb      	ldrh	r3, [r7, #22]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	4638      	mov	r0, r7
 80014de:	4913      	ldr	r1, [pc, #76]	; (800152c <main+0x120>)
 80014e0:	f005 fdb6 	bl	8007050 <siprintf>
		CLCD_Puts(0, 0, str);
 80014e4:	463b      	mov	r3, r7
 80014e6:	461a      	mov	r2, r3
 80014e8:	2100      	movs	r1, #0
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff fede 	bl	80012ac <CLCD_Puts>

		sprintf(str, "%4d  %4d", adcval[2], adcval[3]);
 80014f0:	8b3b      	ldrh	r3, [r7, #24]
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	461a      	mov	r2, r3
 80014f6:	8b7b      	ldrh	r3, [r7, #26]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	4638      	mov	r0, r7
 80014fc:	490b      	ldr	r1, [pc, #44]	; (800152c <main+0x120>)
 80014fe:	f005 fda7 	bl	8007050 <siprintf>
				CLCD_Puts(0, 1, str);
 8001502:	463b      	mov	r3, r7
 8001504:	461a      	mov	r2, r3
 8001506:	2101      	movs	r1, #1
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff fecf 	bl	80012ac <CLCD_Puts>
		sprintf(str, "%4d  %4d", adcval[0], adcval[1]);
 800150e:	e7e0      	b.n	80014d2 <main+0xc6>
 8001510:	40020c00 	.word	0x40020c00
 8001514:	40020800 	.word	0x40020800
 8001518:	40020400 	.word	0x40020400
 800151c:	2000041c 	.word	0x2000041c
 8001520:	20000254 	.word	0x20000254
 8001524:	08009320 	.word	0x08009320
 8001528:	0800932c 	.word	0x0800932c
 800152c:	08009338 	.word	0x08009338

08001530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b094      	sub	sp, #80	; 0x50
 8001534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001536:	f107 0320 	add.w	r3, r7, #32
 800153a:	2230      	movs	r2, #48	; 0x30
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f005 fde9 	bl	8007116 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	4b28      	ldr	r3, [pc, #160]	; (80015fc <SystemClock_Config+0xcc>)
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	4a27      	ldr	r2, [pc, #156]	; (80015fc <SystemClock_Config+0xcc>)
 800155e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001562:	6413      	str	r3, [r2, #64]	; 0x40
 8001564:	4b25      	ldr	r3, [pc, #148]	; (80015fc <SystemClock_Config+0xcc>)
 8001566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001570:	2300      	movs	r3, #0
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	4b22      	ldr	r3, [pc, #136]	; (8001600 <SystemClock_Config+0xd0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a21      	ldr	r2, [pc, #132]	; (8001600 <SystemClock_Config+0xd0>)
 800157a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800157e:	6013      	str	r3, [r2, #0]
 8001580:	4b1f      	ldr	r3, [pc, #124]	; (8001600 <SystemClock_Config+0xd0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800158c:	2301      	movs	r3, #1
 800158e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001590:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001596:	2302      	movs	r3, #2
 8001598:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800159a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800159e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015a0:	2304      	movs	r3, #4
 80015a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015a4:	23a8      	movs	r3, #168	; 0xa8
 80015a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a8:	2302      	movs	r3, #2
 80015aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015ac:	2304      	movs	r3, #4
 80015ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b0:	f107 0320 	add.w	r3, r7, #32
 80015b4:	4618      	mov	r0, r3
 80015b6:	f002 fbc5 	bl	8003d44 <HAL_RCC_OscConfig>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015c0:	f000 fc60 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c4:	230f      	movs	r3, #15
 80015c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c8:	2302      	movs	r3, #2
 80015ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	2105      	movs	r1, #5
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 fe26 	bl	8004234 <HAL_RCC_ClockConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015ee:	f000 fc49 	bl	8001e84 <Error_Handler>
  }
}
 80015f2:	bf00      	nop
 80015f4:	3750      	adds	r7, #80	; 0x50
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	40007000 	.word	0x40007000

08001604 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001608:	2200      	movs	r2, #0
 800160a:	2100      	movs	r1, #0
 800160c:	2027      	movs	r0, #39	; 0x27
 800160e:	f001 fd92 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001612:	2027      	movs	r0, #39	; 0x27
 8001614:	f001 fdab 	bl	800316e <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	2037      	movs	r0, #55	; 0x37
 800161e:	f001 fd8a 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001622:	2037      	movs	r0, #55	; 0x37
 8001624:	f001 fda3 	bl	800316e <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2100      	movs	r1, #0
 800162c:	2009      	movs	r0, #9
 800162e:	f001 fd82 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001632:	2009      	movs	r0, #9
 8001634:	f001 fd9b 	bl	800316e <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2100      	movs	r1, #0
 800163c:	200a      	movs	r0, #10
 800163e:	f001 fd7a 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001642:	200a      	movs	r0, #10
 8001644:	f001 fd93 	bl	800316e <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001648:	2200      	movs	r2, #0
 800164a:	2100      	movs	r1, #0
 800164c:	2028      	movs	r0, #40	; 0x28
 800164e:	f001 fd72 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001652:	2028      	movs	r0, #40	; 0x28
 8001654:	f001 fd8b 	bl	800316e <HAL_NVIC_EnableIRQ>
}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}

0800165c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001662:	463b      	mov	r3, r7
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800166e:	4b36      	ldr	r3, [pc, #216]	; (8001748 <MX_ADC1_Init+0xec>)
 8001670:	4a36      	ldr	r2, [pc, #216]	; (800174c <MX_ADC1_Init+0xf0>)
 8001672:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001674:	4b34      	ldr	r3, [pc, #208]	; (8001748 <MX_ADC1_Init+0xec>)
 8001676:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800167a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800167c:	4b32      	ldr	r3, [pc, #200]	; (8001748 <MX_ADC1_Init+0xec>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001682:	4b31      	ldr	r3, [pc, #196]	; (8001748 <MX_ADC1_Init+0xec>)
 8001684:	2201      	movs	r2, #1
 8001686:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001688:	4b2f      	ldr	r3, [pc, #188]	; (8001748 <MX_ADC1_Init+0xec>)
 800168a:	2201      	movs	r2, #1
 800168c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800168e:	4b2e      	ldr	r3, [pc, #184]	; (8001748 <MX_ADC1_Init+0xec>)
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001696:	4b2c      	ldr	r3, [pc, #176]	; (8001748 <MX_ADC1_Init+0xec>)
 8001698:	2200      	movs	r2, #0
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800169c:	4b2a      	ldr	r3, [pc, #168]	; (8001748 <MX_ADC1_Init+0xec>)
 800169e:	4a2c      	ldr	r2, [pc, #176]	; (8001750 <MX_ADC1_Init+0xf4>)
 80016a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016a2:	4b29      	ldr	r3, [pc, #164]	; (8001748 <MX_ADC1_Init+0xec>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80016a8:	4b27      	ldr	r3, [pc, #156]	; (8001748 <MX_ADC1_Init+0xec>)
 80016aa:	2204      	movs	r2, #4
 80016ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80016ae:	4b26      	ldr	r3, [pc, #152]	; (8001748 <MX_ADC1_Init+0xec>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016b6:	4b24      	ldr	r3, [pc, #144]	; (8001748 <MX_ADC1_Init+0xec>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016bc:	4822      	ldr	r0, [pc, #136]	; (8001748 <MX_ADC1_Init+0xec>)
 80016be:	f001 f84d 	bl	800275c <HAL_ADC_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016c8:	f000 fbdc 	bl	8001e84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80016cc:	230a      	movs	r3, #10
 80016ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016d0:	2301      	movs	r3, #1
 80016d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80016d4:	2304      	movs	r3, #4
 80016d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d8:	463b      	mov	r3, r7
 80016da:	4619      	mov	r1, r3
 80016dc:	481a      	ldr	r0, [pc, #104]	; (8001748 <MX_ADC1_Init+0xec>)
 80016de:	f001 f9af 	bl	8002a40 <HAL_ADC_ConfigChannel>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016e8:	f000 fbcc 	bl	8001e84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80016ec:	230c      	movs	r3, #12
 80016ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80016f0:	2302      	movs	r3, #2
 80016f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f4:	463b      	mov	r3, r7
 80016f6:	4619      	mov	r1, r3
 80016f8:	4813      	ldr	r0, [pc, #76]	; (8001748 <MX_ADC1_Init+0xec>)
 80016fa:	f001 f9a1 	bl	8002a40 <HAL_ADC_ConfigChannel>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001704:	f000 fbbe 	bl	8001e84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001708:	230d      	movs	r3, #13
 800170a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800170c:	2303      	movs	r3, #3
 800170e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001710:	463b      	mov	r3, r7
 8001712:	4619      	mov	r1, r3
 8001714:	480c      	ldr	r0, [pc, #48]	; (8001748 <MX_ADC1_Init+0xec>)
 8001716:	f001 f993 	bl	8002a40 <HAL_ADC_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001720:	f000 fbb0 	bl	8001e84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001724:	2309      	movs	r3, #9
 8001726:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001728:	2304      	movs	r3, #4
 800172a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800172c:	463b      	mov	r3, r7
 800172e:	4619      	mov	r1, r3
 8001730:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_ADC1_Init+0xec>)
 8001732:	f001 f985 	bl	8002a40 <HAL_ADC_ConfigChannel>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800173c:	f000 fba2 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001740:	bf00      	nop
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000254 	.word	0x20000254
 800174c:	40012000 	.word	0x40012000
 8001750:	0f000001 	.word	0x0f000001

08001754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08e      	sub	sp, #56	; 0x38
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001768:	f107 0320 	add.w	r3, r7, #32
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
 8001780:	615a      	str	r2, [r3, #20]
 8001782:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001784:	4b2d      	ldr	r3, [pc, #180]	; (800183c <MX_TIM2_Init+0xe8>)
 8001786:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800178a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 800178c:	4b2b      	ldr	r3, [pc, #172]	; (800183c <MX_TIM2_Init+0xe8>)
 800178e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001792:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001794:	4b29      	ldr	r3, [pc, #164]	; (800183c <MX_TIM2_Init+0xe8>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 168-1;
 800179a:	4b28      	ldr	r3, [pc, #160]	; (800183c <MX_TIM2_Init+0xe8>)
 800179c:	22a7      	movs	r2, #167	; 0xa7
 800179e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a0:	4b26      	ldr	r3, [pc, #152]	; (800183c <MX_TIM2_Init+0xe8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a6:	4b25      	ldr	r3, [pc, #148]	; (800183c <MX_TIM2_Init+0xe8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017ac:	4823      	ldr	r0, [pc, #140]	; (800183c <MX_TIM2_Init+0xe8>)
 80017ae:	f002 ff61 	bl	8004674 <HAL_TIM_Base_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80017b8:	f000 fb64 	bl	8001e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017c6:	4619      	mov	r1, r3
 80017c8:	481c      	ldr	r0, [pc, #112]	; (800183c <MX_TIM2_Init+0xe8>)
 80017ca:	f003 fa37 	bl	8004c3c <HAL_TIM_ConfigClockSource>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80017d4:	f000 fb56 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017d8:	4818      	ldr	r0, [pc, #96]	; (800183c <MX_TIM2_Init+0xe8>)
 80017da:	f003 f80b 	bl	80047f4 <HAL_TIM_PWM_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80017e4:	f000 fb4e 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017f0:	f107 0320 	add.w	r3, r7, #32
 80017f4:	4619      	mov	r1, r3
 80017f6:	4811      	ldr	r0, [pc, #68]	; (800183c <MX_TIM2_Init+0xe8>)
 80017f8:	f003 fdfa 	bl	80053f0 <HAL_TIMEx_MasterConfigSynchronization>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001802:	f000 fb3f 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001806:	2360      	movs	r3, #96	; 0x60
 8001808:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84;
 800180a:	2354      	movs	r3, #84	; 0x54
 800180c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	2200      	movs	r2, #0
 800181a:	4619      	mov	r1, r3
 800181c:	4807      	ldr	r0, [pc, #28]	; (800183c <MX_TIM2_Init+0xe8>)
 800181e:	f003 f94b 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001828:	f000 fb2c 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <MX_TIM2_Init+0xe8>)
 800182e:	f000 fc79 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001832:	bf00      	nop
 8001834:	3738      	adds	r7, #56	; 0x38
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200002fc 	.word	0x200002fc

08001840 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08e      	sub	sp, #56	; 0x38
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001846:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001854:	f107 0320 	add.w	r3, r7, #32
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
 800186c:	615a      	str	r2, [r3, #20]
 800186e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001870:	4b3b      	ldr	r3, [pc, #236]	; (8001960 <MX_TIM3_Init+0x120>)
 8001872:	4a3c      	ldr	r2, [pc, #240]	; (8001964 <MX_TIM3_Init+0x124>)
 8001874:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8001876:	4b3a      	ldr	r3, [pc, #232]	; (8001960 <MX_TIM3_Init+0x120>)
 8001878:	2209      	movs	r2, #9
 800187a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187c:	4b38      	ldr	r3, [pc, #224]	; (8001960 <MX_TIM3_Init+0x120>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42000-1;
 8001882:	4b37      	ldr	r3, [pc, #220]	; (8001960 <MX_TIM3_Init+0x120>)
 8001884:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001888:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188a:	4b35      	ldr	r3, [pc, #212]	; (8001960 <MX_TIM3_Init+0x120>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001890:	4b33      	ldr	r3, [pc, #204]	; (8001960 <MX_TIM3_Init+0x120>)
 8001892:	2200      	movs	r2, #0
 8001894:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001896:	4832      	ldr	r0, [pc, #200]	; (8001960 <MX_TIM3_Init+0x120>)
 8001898:	f002 feec 	bl	8004674 <HAL_TIM_Base_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80018a2:	f000 faef 	bl	8001e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018b0:	4619      	mov	r1, r3
 80018b2:	482b      	ldr	r0, [pc, #172]	; (8001960 <MX_TIM3_Init+0x120>)
 80018b4:	f003 f9c2 	bl	8004c3c <HAL_TIM_ConfigClockSource>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80018be:	f000 fae1 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018c2:	4827      	ldr	r0, [pc, #156]	; (8001960 <MX_TIM3_Init+0x120>)
 80018c4:	f002 ff96 	bl	80047f4 <HAL_TIM_PWM_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80018ce:	f000 fad9 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018da:	f107 0320 	add.w	r3, r7, #32
 80018de:	4619      	mov	r1, r3
 80018e0:	481f      	ldr	r0, [pc, #124]	; (8001960 <MX_TIM3_Init+0x120>)
 80018e2:	f003 fd85 	bl	80053f0 <HAL_TIMEx_MasterConfigSynchronization>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80018ec:	f000 faca 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018f0:	2360      	movs	r3, #96	; 0x60
 80018f2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 80018f4:	f245 2307 	movw	r3, #20999	; 0x5207
 80018f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	2200      	movs	r2, #0
 8001906:	4619      	mov	r1, r3
 8001908:	4815      	ldr	r0, [pc, #84]	; (8001960 <MX_TIM3_Init+0x120>)
 800190a:	f003 f8d5 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001914:	f000 fab6 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.Pulse = 10500-1;
 8001918:	f642 1303 	movw	r3, #10499	; 0x2903
 800191c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800191e:	1d3b      	adds	r3, r7, #4
 8001920:	2204      	movs	r2, #4
 8001922:	4619      	mov	r1, r3
 8001924:	480e      	ldr	r0, [pc, #56]	; (8001960 <MX_TIM3_Init+0x120>)
 8001926:	f003 f8c7 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 8001930:	f000 faa8 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.Pulse = 5250-1;
 8001934:	f241 4381 	movw	r3, #5249	; 0x1481
 8001938:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	2208      	movs	r2, #8
 800193e:	4619      	mov	r1, r3
 8001940:	4807      	ldr	r0, [pc, #28]	; (8001960 <MX_TIM3_Init+0x120>)
 8001942:	f003 f8b9 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 800194c:	f000 fa9a 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001950:	4803      	ldr	r0, [pc, #12]	; (8001960 <MX_TIM3_Init+0x120>)
 8001952:	f000 fbe7 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001956:	bf00      	nop
 8001958:	3738      	adds	r7, #56	; 0x38
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000344 	.word	0x20000344
 8001964:	40000400 	.word	0x40000400

08001968 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08e      	sub	sp, #56	; 0x38
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800196e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800197c:	f107 0320 	add.w	r3, r7, #32
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
 8001994:	615a      	str	r2, [r3, #20]
 8001996:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001998:	4b3b      	ldr	r3, [pc, #236]	; (8001a88 <MX_TIM4_Init+0x120>)
 800199a:	4a3c      	ldr	r2, [pc, #240]	; (8001a8c <MX_TIM4_Init+0x124>)
 800199c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20-1;
 800199e:	4b3a      	ldr	r3, [pc, #232]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019a0:	2213      	movs	r2, #19
 80019a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a4:	4b38      	ldr	r3, [pc, #224]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42000-1;
 80019aa:	4b37      	ldr	r3, [pc, #220]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019ac:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80019b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b2:	4b35      	ldr	r3, [pc, #212]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b8:	4b33      	ldr	r3, [pc, #204]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019be:	4832      	ldr	r0, [pc, #200]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019c0:	f002 fe58 	bl	8004674 <HAL_TIM_Base_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80019ca:	f000 fa5b 	bl	8001e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d8:	4619      	mov	r1, r3
 80019da:	482b      	ldr	r0, [pc, #172]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019dc:	f003 f92e 	bl	8004c3c <HAL_TIM_ConfigClockSource>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80019e6:	f000 fa4d 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80019ea:	4827      	ldr	r0, [pc, #156]	; (8001a88 <MX_TIM4_Init+0x120>)
 80019ec:	f002 ff02 	bl	80047f4 <HAL_TIM_PWM_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80019f6:	f000 fa45 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a02:	f107 0320 	add.w	r3, r7, #32
 8001a06:	4619      	mov	r1, r3
 8001a08:	481f      	ldr	r0, [pc, #124]	; (8001a88 <MX_TIM4_Init+0x120>)
 8001a0a:	f003 fcf1 	bl	80053f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a14:	f000 fa36 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a18:	2360      	movs	r3, #96	; 0x60
 8001a1a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 8001a1c:	f245 2307 	movw	r3, #20999	; 0x5207
 8001a20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4815      	ldr	r0, [pc, #84]	; (8001a88 <MX_TIM4_Init+0x120>)
 8001a32:	f003 f841 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001a3c:	f000 fa22 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.Pulse = 10500-1;
 8001a40:	f642 1303 	movw	r3, #10499	; 0x2903
 8001a44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a46:	1d3b      	adds	r3, r7, #4
 8001a48:	2204      	movs	r2, #4
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480e      	ldr	r0, [pc, #56]	; (8001a88 <MX_TIM4_Init+0x120>)
 8001a4e:	f003 f833 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 8001a58:	f000 fa14 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.Pulse = 5250-1;
 8001a5c:	f241 4381 	movw	r3, #5249	; 0x1481
 8001a60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	2208      	movs	r2, #8
 8001a66:	4619      	mov	r1, r3
 8001a68:	4807      	ldr	r0, [pc, #28]	; (8001a88 <MX_TIM4_Init+0x120>)
 8001a6a:	f003 f825 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM4_Init+0x110>
  {
    Error_Handler();
 8001a74:	f000 fa06 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a78:	4803      	ldr	r0, [pc, #12]	; (8001a88 <MX_TIM4_Init+0x120>)
 8001a7a:	f000 fb53 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001a7e:	bf00      	nop
 8001a80:	3738      	adds	r7, #56	; 0x38
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	2000038c 	.word	0x2000038c
 8001a8c:	40000800 	.word	0x40000800

08001a90 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08e      	sub	sp, #56	; 0x38
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa4:	f107 0320 	add.w	r3, r7, #32
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
 8001abc:	615a      	str	r2, [r3, #20]
 8001abe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ac0:	4b33      	ldr	r3, [pc, #204]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001ac2:	4a34      	ldr	r2, [pc, #208]	; (8001b94 <MX_TIM5_Init+0x104>)
 8001ac4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8001ac6:	4b32      	ldr	r3, [pc, #200]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001ac8:	2253      	movs	r2, #83	; 0x53
 8001aca:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001acc:	4b30      	ldr	r3, [pc, #192]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8001ad2:	4b2f      	ldr	r3, [pc, #188]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001ad4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ad8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ada:	4b2d      	ldr	r3, [pc, #180]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae0:	4b2b      	ldr	r3, [pc, #172]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001ae6:	482a      	ldr	r0, [pc, #168]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001ae8:	f002 fdc4 	bl	8004674 <HAL_TIM_Base_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001af2:	f000 f9c7 	bl	8001e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001afc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b00:	4619      	mov	r1, r3
 8001b02:	4823      	ldr	r0, [pc, #140]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001b04:	f003 f89a 	bl	8004c3c <HAL_TIM_ConfigClockSource>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001b0e:	f000 f9b9 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001b12:	481f      	ldr	r0, [pc, #124]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001b14:	f002 fe6e 	bl	80047f4 <HAL_TIM_PWM_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001b1e:	f000 f9b1 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b22:	2300      	movs	r3, #0
 8001b24:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b26:	2300      	movs	r3, #0
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b2a:	f107 0320 	add.w	r3, r7, #32
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4817      	ldr	r0, [pc, #92]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001b32:	f003 fc5d 	bl	80053f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001b3c:	f000 f9a2 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b40:	2360      	movs	r3, #96	; 0x60
 8001b42:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b50:	1d3b      	adds	r3, r7, #4
 8001b52:	2200      	movs	r2, #0
 8001b54:	4619      	mov	r1, r3
 8001b56:	480e      	ldr	r0, [pc, #56]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001b58:	f002 ffae 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001b62:	f000 f98f 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.Pulse = 5000;
 8001b66:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	220c      	movs	r2, #12
 8001b70:	4619      	mov	r1, r3
 8001b72:	4807      	ldr	r0, [pc, #28]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001b74:	f002 ffa0 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM5_Init+0xf2>
  {
    Error_Handler();
 8001b7e:	f000 f981 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001b82:	4803      	ldr	r0, [pc, #12]	; (8001b90 <MX_TIM5_Init+0x100>)
 8001b84:	f000 face 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001b88:	bf00      	nop
 8001b8a:	3738      	adds	r7, #56	; 0x38
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	200003d4 	.word	0x200003d4
 8001b94:	40000c00 	.word	0x40000c00

08001b98 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b9e:	463b      	mov	r3, r7
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ba6:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001ba8:	4a15      	ldr	r2, [pc, #84]	; (8001c00 <MX_TIM7_Init+0x68>)
 8001baa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10000-1;
 8001bac:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001bae:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bb2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8400-1;
 8001bba:	4b10      	ldr	r3, [pc, #64]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001bbc:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001bc0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001bc8:	480c      	ldr	r0, [pc, #48]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001bca:	f002 fd53 	bl	8004674 <HAL_TIM_Base_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001bd4:	f000 f956 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001be0:	463b      	mov	r3, r7
 8001be2:	4619      	mov	r1, r3
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_TIM7_Init+0x64>)
 8001be6:	f003 fc03 	bl	80053f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001bf0:	f000 f948 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	2000041c 	.word	0x2000041c
 8001c00:	40001400 	.word	0x40001400

08001c04 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b088      	sub	sp, #32
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
 8001c18:	615a      	str	r2, [r3, #20]
 8001c1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001c1c:	4b1e      	ldr	r3, [pc, #120]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c1e:	4a1f      	ldr	r2, [pc, #124]	; (8001c9c <MX_TIM10_Init+0x98>)
 8001c20:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 336-1;
 8001c22:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c24:	f240 124f 	movw	r2, #335	; 0x14f
 8001c28:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c32:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c36:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c38:	4b17      	ldr	r3, [pc, #92]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3e:	4b16      	ldr	r3, [pc, #88]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001c44:	4814      	ldr	r0, [pc, #80]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c46:	f002 fd15 	bl	8004674 <HAL_TIM_Base_Init>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM10_Init+0x50>
  {
    Error_Handler();
 8001c50:	f000 f918 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8001c54:	4810      	ldr	r0, [pc, #64]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c56:	f002 fdcd 	bl	80047f4 <HAL_TIM_PWM_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM10_Init+0x60>
  {
    Error_Handler();
 8001c60:	f000 f910 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c64:	2360      	movs	r3, #96	; 0x60
 8001c66:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8001c68:	2364      	movs	r3, #100	; 0x64
 8001c6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	2200      	movs	r2, #0
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4807      	ldr	r0, [pc, #28]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c7c:	f002 ff1c 	bl	8004ab8 <HAL_TIM_PWM_ConfigChannel>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 8001c86:	f000 f8fd 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001c8a:	4803      	ldr	r0, [pc, #12]	; (8001c98 <MX_TIM10_Init+0x94>)
 8001c8c:	f000 fa4a 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001c90:	bf00      	nop
 8001c92:	3720      	adds	r7, #32
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000464 	.word	0x20000464
 8001c9c:	40014400 	.word	0x40014400

08001ca0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001ca6:	4a12      	ldr	r2, [pc, #72]	; (8001cf0 <MX_USART3_UART_Init+0x50>)
 8001ca8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001caa:	4b10      	ldr	r3, [pc, #64]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cc4:	4b09      	ldr	r3, [pc, #36]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cca:	4b08      	ldr	r3, [pc, #32]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd0:	4b06      	ldr	r3, [pc, #24]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cd6:	4805      	ldr	r0, [pc, #20]	; (8001cec <MX_USART3_UART_Init+0x4c>)
 8001cd8:	f003 fc1a 	bl	8005510 <HAL_UART_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ce2:	f000 f8cf 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200004ac 	.word	0x200004ac
 8001cf0:	40004800 	.word	0x40004800

08001cf4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <MX_DMA_Init+0x3c>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	4a0b      	ldr	r2, [pc, #44]	; (8001d30 <MX_DMA_Init+0x3c>)
 8001d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d08:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0a:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <MX_DMA_Init+0x3c>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2100      	movs	r1, #0
 8001d1a:	2038      	movs	r0, #56	; 0x38
 8001d1c:	f001 fa0b 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d20:	2038      	movs	r0, #56	; 0x38
 8001d22:	f001 fa24 	bl	800316e <HAL_NVIC_EnableIRQ>

}
 8001d26:	bf00      	nop
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40023800 	.word	0x40023800

08001d34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b08c      	sub	sp, #48	; 0x30
 8001d38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]
 8001d44:	609a      	str	r2, [r3, #8]
 8001d46:	60da      	str	r2, [r3, #12]
 8001d48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
 8001d4e:	4b49      	ldr	r3, [pc, #292]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a48      	ldr	r2, [pc, #288]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d54:	f043 0310 	orr.w	r3, r3, #16
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b46      	ldr	r3, [pc, #280]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0310 	and.w	r3, r3, #16
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a41      	ldr	r2, [pc, #260]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b3f      	ldr	r3, [pc, #252]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	4b3b      	ldr	r3, [pc, #236]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a3a      	ldr	r2, [pc, #232]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b38      	ldr	r3, [pc, #224]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b34      	ldr	r3, [pc, #208]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a33      	ldr	r2, [pc, #204]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b31      	ldr	r3, [pc, #196]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	4b2d      	ldr	r3, [pc, #180]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a2c      	ldr	r2, [pc, #176]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b2a      	ldr	r3, [pc, #168]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	4b26      	ldr	r3, [pc, #152]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a25      	ldr	r2, [pc, #148]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001de0:	f043 0308 	orr.w	r3, r3, #8
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b23      	ldr	r3, [pc, #140]	; (8001e74 <MX_GPIO_Init+0x140>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001df2:	2200      	movs	r2, #0
 8001df4:	21f7      	movs	r1, #247	; 0xf7
 8001df6:	4820      	ldr	r0, [pc, #128]	; (8001e78 <MX_GPIO_Init+0x144>)
 8001df8:	f001 ff72 	bl	8003ce0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001dfc:	23f7      	movs	r3, #247	; 0xf7
 8001dfe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	4619      	mov	r1, r3
 8001e12:	4819      	ldr	r0, [pc, #100]	; (8001e78 <MX_GPIO_Init+0x144>)
 8001e14:	f001 fdc8 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e18:	2308      	movs	r3, #8
 8001e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e1c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e26:	f107 031c 	add.w	r3, r7, #28
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4812      	ldr	r0, [pc, #72]	; (8001e78 <MX_GPIO_Init+0x144>)
 8001e2e:	f001 fdbb 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e38:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	480c      	ldr	r0, [pc, #48]	; (8001e7c <MX_GPIO_Init+0x148>)
 8001e4a:	f001 fdad 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8001e4e:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8001e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e54:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e5e:	f107 031c 	add.w	r3, r7, #28
 8001e62:	4619      	mov	r1, r3
 8001e64:	4806      	ldr	r0, [pc, #24]	; (8001e80 <MX_GPIO_Init+0x14c>)
 8001e66:	f001 fd9f 	bl	80039a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e6a:	bf00      	nop
 8001e6c:	3730      	adds	r7, #48	; 0x30
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	40020800 	.word	0x40020800
 8001e80:	40020c00 	.word	0x40020c00

08001e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e88:	b672      	cpsid	i
}
 8001e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001e8c:	e7fe      	b.n	8001e8c <Error_Handler+0x8>
	...

08001e90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	4b10      	ldr	r3, [pc, #64]	; (8001edc <HAL_MspInit+0x4c>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	4a0f      	ldr	r2, [pc, #60]	; (8001edc <HAL_MspInit+0x4c>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea6:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <HAL_MspInit+0x4c>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eae:	607b      	str	r3, [r7, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	603b      	str	r3, [r7, #0]
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_MspInit+0x4c>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	4a08      	ldr	r2, [pc, #32]	; (8001edc <HAL_MspInit+0x4c>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_MspInit+0x4c>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	40023800 	.word	0x40023800

08001ee0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a3c      	ldr	r2, [pc, #240]	; (8001ff0 <HAL_ADC_MspInit+0x110>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d171      	bne.n	8001fe6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	4b3b      	ldr	r3, [pc, #236]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0a:	4a3a      	ldr	r2, [pc, #232]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f10:	6453      	str	r3, [r2, #68]	; 0x44
 8001f12:	4b38      	ldr	r3, [pc, #224]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	4b34      	ldr	r3, [pc, #208]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	4a33      	ldr	r2, [pc, #204]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2e:	4b31      	ldr	r3, [pc, #196]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	4b2d      	ldr	r3, [pc, #180]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a2c      	ldr	r2, [pc, #176]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f44:	f043 0302 	orr.w	r3, r3, #2
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	; (8001ff4 <HAL_ADC_MspInit+0x114>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001f56:	230d      	movs	r3, #13
 8001f58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	4619      	mov	r1, r3
 8001f68:	4823      	ldr	r0, [pc, #140]	; (8001ff8 <HAL_ADC_MspInit+0x118>)
 8001f6a:	f001 fd1d 	bl	80039a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f72:	2303      	movs	r3, #3
 8001f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	481e      	ldr	r0, [pc, #120]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f82:	f001 fd11 	bl	80039a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f86:	4b1e      	ldr	r3, [pc, #120]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001f88:	4a1e      	ldr	r2, [pc, #120]	; (8002004 <HAL_ADC_MspInit+0x124>)
 8001f8a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f8c:	4b1c      	ldr	r3, [pc, #112]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f92:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f9e:	4b18      	ldr	r3, [pc, #96]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fa4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fa6:	4b16      	ldr	r3, [pc, #88]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fae:	4b14      	ldr	r3, [pc, #80]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fb0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fb4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fbc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fca:	480d      	ldr	r0, [pc, #52]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fcc:	f001 f8ea 	bl	80031a4 <HAL_DMA_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001fd6:	f7ff ff55 	bl	8001e84 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a08      	ldr	r2, [pc, #32]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fde:	639a      	str	r2, [r3, #56]	; 0x38
 8001fe0:	4a07      	ldr	r2, [pc, #28]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fe6:	bf00      	nop
 8001fe8:	3728      	adds	r7, #40	; 0x28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40012000 	.word	0x40012000
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020800 	.word	0x40020800
 8001ffc:	40020400 	.word	0x40020400
 8002000:	2000029c 	.word	0x2000029c
 8002004:	40026410 	.word	0x40026410

08002008 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002008:	b480      	push	{r7}
 800200a:	b089      	sub	sp, #36	; 0x24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002018:	d10e      	bne.n	8002038 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
 800201e:	4b3b      	ldr	r3, [pc, #236]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	4a3a      	ldr	r2, [pc, #232]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6413      	str	r3, [r2, #64]	; 0x40
 800202a:	4b38      	ldr	r3, [pc, #224]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	61fb      	str	r3, [r7, #28]
 8002034:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002036:	e062      	b.n	80020fe <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a34      	ldr	r2, [pc, #208]	; (8002110 <HAL_TIM_Base_MspInit+0x108>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d10e      	bne.n	8002060 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	61bb      	str	r3, [r7, #24]
 8002046:	4b31      	ldr	r3, [pc, #196]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	4a30      	ldr	r2, [pc, #192]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 800204c:	f043 0302 	orr.w	r3, r3, #2
 8002050:	6413      	str	r3, [r2, #64]	; 0x40
 8002052:	4b2e      	ldr	r3, [pc, #184]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	61bb      	str	r3, [r7, #24]
 800205c:	69bb      	ldr	r3, [r7, #24]
}
 800205e:	e04e      	b.n	80020fe <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a2b      	ldr	r2, [pc, #172]	; (8002114 <HAL_TIM_Base_MspInit+0x10c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10e      	bne.n	8002088 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
 800206e:	4b27      	ldr	r3, [pc, #156]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	4a26      	ldr	r2, [pc, #152]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002074:	f043 0304 	orr.w	r3, r3, #4
 8002078:	6413      	str	r3, [r2, #64]	; 0x40
 800207a:	4b24      	ldr	r3, [pc, #144]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f003 0304 	and.w	r3, r3, #4
 8002082:	617b      	str	r3, [r7, #20]
 8002084:	697b      	ldr	r3, [r7, #20]
}
 8002086:	e03a      	b.n	80020fe <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM5)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a22      	ldr	r2, [pc, #136]	; (8002118 <HAL_TIM_Base_MspInit+0x110>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10e      	bne.n	80020b0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	4b1d      	ldr	r3, [pc, #116]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a1c      	ldr	r2, [pc, #112]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 800209c:	f043 0308 	orr.w	r3, r3, #8
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b1a      	ldr	r3, [pc, #104]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	613b      	str	r3, [r7, #16]
 80020ac:	693b      	ldr	r3, [r7, #16]
}
 80020ae:	e026      	b.n	80020fe <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM7)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a19      	ldr	r2, [pc, #100]	; (800211c <HAL_TIM_Base_MspInit+0x114>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d10e      	bne.n	80020d8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	4a12      	ldr	r2, [pc, #72]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020c4:	f043 0320 	orr.w	r3, r3, #32
 80020c8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	f003 0320 	and.w	r3, r3, #32
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
}
 80020d6:	e012      	b.n	80020fe <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a10      	ldr	r2, [pc, #64]	; (8002120 <HAL_TIM_Base_MspInit+0x118>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d10d      	bne.n	80020fe <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	4a08      	ldr	r2, [pc, #32]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f0:	6453      	str	r3, [r2, #68]	; 0x44
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <HAL_TIM_Base_MspInit+0x104>)
 80020f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
}
 80020fe:	bf00      	nop
 8002100:	3724      	adds	r7, #36	; 0x24
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40023800 	.word	0x40023800
 8002110:	40000400 	.word	0x40000400
 8002114:	40000800 	.word	0x40000800
 8002118:	40000c00 	.word	0x40000c00
 800211c:	40001400 	.word	0x40001400
 8002120:	40014400 	.word	0x40014400

08002124 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08e      	sub	sp, #56	; 0x38
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002144:	d11e      	bne.n	8002184 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
 800214a:	4b68      	ldr	r3, [pc, #416]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	4a67      	ldr	r2, [pc, #412]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	6313      	str	r3, [r2, #48]	; 0x30
 8002156:	4b65      	ldr	r3, [pc, #404]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	623b      	str	r3, [r7, #32]
 8002160:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002162:	2320      	movs	r3, #32
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002172:	2301      	movs	r3, #1
 8002174:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002176:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800217a:	4619      	mov	r1, r3
 800217c:	485c      	ldr	r0, [pc, #368]	; (80022f0 <HAL_TIM_MspPostInit+0x1cc>)
 800217e:	f001 fc13 	bl	80039a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002182:	e0ae      	b.n	80022e2 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM3)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a5a      	ldr	r2, [pc, #360]	; (80022f4 <HAL_TIM_MspPostInit+0x1d0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d13c      	bne.n	8002208 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
 8002192:	4b56      	ldr	r3, [pc, #344]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a55      	ldr	r2, [pc, #340]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b53      	ldr	r3, [pc, #332]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	61fb      	str	r3, [r7, #28]
 80021a8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	61bb      	str	r3, [r7, #24]
 80021ae:	4b4f      	ldr	r3, [pc, #316]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a4e      	ldr	r2, [pc, #312]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b4c      	ldr	r3, [pc, #304]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	61bb      	str	r3, [r7, #24]
 80021c4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80021c6:	2321      	movs	r3, #33	; 0x21
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021d6:	2302      	movs	r3, #2
 80021d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021de:	4619      	mov	r1, r3
 80021e0:	4845      	ldr	r0, [pc, #276]	; (80022f8 <HAL_TIM_MspPostInit+0x1d4>)
 80021e2:	f001 fbe1 	bl	80039a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80021e6:	2340      	movs	r3, #64	; 0x40
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ea:	2302      	movs	r3, #2
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f2:	2300      	movs	r3, #0
 80021f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021f6:	2302      	movs	r3, #2
 80021f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021fe:	4619      	mov	r1, r3
 8002200:	483e      	ldr	r0, [pc, #248]	; (80022fc <HAL_TIM_MspPostInit+0x1d8>)
 8002202:	f001 fbd1 	bl	80039a8 <HAL_GPIO_Init>
}
 8002206:	e06c      	b.n	80022e2 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM4)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a3c      	ldr	r2, [pc, #240]	; (8002300 <HAL_TIM_MspPostInit+0x1dc>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d11f      	bne.n	8002252 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	4b35      	ldr	r3, [pc, #212]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	4a34      	ldr	r2, [pc, #208]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 800221c:	f043 0308 	orr.w	r3, r3, #8
 8002220:	6313      	str	r3, [r2, #48]	; 0x30
 8002222:	4b32      	ldr	r3, [pc, #200]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800222e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002232:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223c:	2300      	movs	r3, #0
 800223e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002240:	2302      	movs	r3, #2
 8002242:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002244:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002248:	4619      	mov	r1, r3
 800224a:	482e      	ldr	r0, [pc, #184]	; (8002304 <HAL_TIM_MspPostInit+0x1e0>)
 800224c:	f001 fbac 	bl	80039a8 <HAL_GPIO_Init>
}
 8002250:	e047      	b.n	80022e2 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM5)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a2c      	ldr	r2, [pc, #176]	; (8002308 <HAL_TIM_MspPostInit+0x1e4>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d11e      	bne.n	800229a <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225c:	2300      	movs	r3, #0
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	4b22      	ldr	r3, [pc, #136]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002264:	4a21      	ldr	r2, [pc, #132]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	6313      	str	r3, [r2, #48]	; 0x30
 800226c:	4b1f      	ldr	r3, [pc, #124]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002278:	2309      	movs	r3, #9
 800227a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002284:	2300      	movs	r3, #0
 8002286:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002288:	2302      	movs	r3, #2
 800228a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002290:	4619      	mov	r1, r3
 8002292:	4817      	ldr	r0, [pc, #92]	; (80022f0 <HAL_TIM_MspPostInit+0x1cc>)
 8002294:	f001 fb88 	bl	80039a8 <HAL_GPIO_Init>
}
 8002298:	e023      	b.n	80022e2 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM10)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1b      	ldr	r2, [pc, #108]	; (800230c <HAL_TIM_MspPostInit+0x1e8>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d11e      	bne.n	80022e2 <HAL_TIM_MspPostInit+0x1be>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a4:	2300      	movs	r3, #0
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	4b10      	ldr	r3, [pc, #64]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ac:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80022ae:	f043 0302 	orr.w	r3, r3, #2
 80022b2:	6313      	str	r3, [r2, #48]	; 0x30
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <HAL_TIM_MspPostInit+0x1c8>)
 80022b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2300      	movs	r3, #0
 80022d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80022d2:	2303      	movs	r3, #3
 80022d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022da:	4619      	mov	r1, r3
 80022dc:	4806      	ldr	r0, [pc, #24]	; (80022f8 <HAL_TIM_MspPostInit+0x1d4>)
 80022de:	f001 fb63 	bl	80039a8 <HAL_GPIO_Init>
}
 80022e2:	bf00      	nop
 80022e4:	3738      	adds	r7, #56	; 0x38
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40020000 	.word	0x40020000
 80022f4:	40000400 	.word	0x40000400
 80022f8:	40020400 	.word	0x40020400
 80022fc:	40020800 	.word	0x40020800
 8002300:	40000800 	.word	0x40000800
 8002304:	40020c00 	.word	0x40020c00
 8002308:	40000c00 	.word	0x40000c00
 800230c:	40014400 	.word	0x40014400

08002310 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08a      	sub	sp, #40	; 0x28
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002318:	f107 0314 	add.w	r3, r7, #20
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]
 8002326:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a19      	ldr	r2, [pc, #100]	; (8002394 <HAL_UART_MspInit+0x84>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d12c      	bne.n	800238c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	4b18      	ldr	r3, [pc, #96]	; (8002398 <HAL_UART_MspInit+0x88>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	4a17      	ldr	r2, [pc, #92]	; (8002398 <HAL_UART_MspInit+0x88>)
 800233c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002340:	6413      	str	r3, [r2, #64]	; 0x40
 8002342:	4b15      	ldr	r3, [pc, #84]	; (8002398 <HAL_UART_MspInit+0x88>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	4b11      	ldr	r3, [pc, #68]	; (8002398 <HAL_UART_MspInit+0x88>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	4a10      	ldr	r2, [pc, #64]	; (8002398 <HAL_UART_MspInit+0x88>)
 8002358:	f043 0308 	orr.w	r3, r3, #8
 800235c:	6313      	str	r3, [r2, #48]	; 0x30
 800235e:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <HAL_UART_MspInit+0x88>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800236a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800236e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002370:	2302      	movs	r3, #2
 8002372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002378:	2303      	movs	r3, #3
 800237a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800237c:	2307      	movs	r3, #7
 800237e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002380:	f107 0314 	add.w	r3, r7, #20
 8002384:	4619      	mov	r1, r3
 8002386:	4805      	ldr	r0, [pc, #20]	; (800239c <HAL_UART_MspInit+0x8c>)
 8002388:	f001 fb0e 	bl	80039a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800238c:	bf00      	nop
 800238e:	3728      	adds	r7, #40	; 0x28
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40004800 	.word	0x40004800
 8002398:	40023800 	.word	0x40023800
 800239c:	40020c00 	.word	0x40020c00

080023a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023a4:	e7fe      	b.n	80023a4 <NMI_Handler+0x4>

080023a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a6:	b480      	push	{r7}
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023aa:	e7fe      	b.n	80023aa <HardFault_Handler+0x4>

080023ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <MemManage_Handler+0x4>

080023b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b6:	e7fe      	b.n	80023b6 <BusFault_Handler+0x4>

080023b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023bc:	e7fe      	b.n	80023bc <UsageFault_Handler+0x4>

080023be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023be:	b480      	push	{r7}
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ec:	f000 f972 	bl	80026d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f0:	bf00      	nop
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80023f8:	2008      	movs	r0, #8
 80023fa:	f001 fc8b 	bl	8003d14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}

08002402 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002406:	2010      	movs	r0, #16
 8002408:	f001 fc84 	bl	8003d14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}

08002410 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002414:	4802      	ldr	r0, [pc, #8]	; (8002420 <USART3_IRQHandler+0x10>)
 8002416:	f003 f98b 	bl	8005730 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200004ac 	.word	0x200004ac

08002424 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002428:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800242c:	f001 fc72 	bl	8003d14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002430:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002434:	f001 fc6e 	bl	8003d14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}

0800243c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <TIM7_IRQHandler+0x10>)
 8002442:	f002 fa30 	bl	80048a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	2000041c 	.word	0x2000041c

08002450 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <DMA2_Stream0_IRQHandler+0x10>)
 8002456:	f001 f83d 	bl	80034d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	2000029c 	.word	0x2000029c

08002464 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return 1;
 8002468:	2301      	movs	r3, #1
}
 800246a:	4618      	mov	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <_kill>:

int _kill(int pid, int sig)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800247e:	f004 fe9d 	bl	80071bc <__errno>
 8002482:	4603      	mov	r3, r0
 8002484:	2216      	movs	r2, #22
 8002486:	601a      	str	r2, [r3, #0]
  return -1;
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <_exit>:

void _exit (int status)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800249c:	f04f 31ff 	mov.w	r1, #4294967295
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff ffe7 	bl	8002474 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024a6:	e7fe      	b.n	80024a6 <_exit+0x12>

080024a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	e00a      	b.n	80024d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024ba:	f3af 8000 	nop.w
 80024be:	4601      	mov	r1, r0
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	60ba      	str	r2, [r7, #8]
 80024c6:	b2ca      	uxtb	r2, r1
 80024c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	3301      	adds	r3, #1
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	dbf0      	blt.n	80024ba <_read+0x12>
  }

  return len;
 80024d8:	687b      	ldr	r3, [r7, #4]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800250a:	605a      	str	r2, [r3, #4]
  return 0;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <_isatty>:

int _isatty(int file)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
	...

0800254c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002554:	4a14      	ldr	r2, [pc, #80]	; (80025a8 <_sbrk+0x5c>)
 8002556:	4b15      	ldr	r3, [pc, #84]	; (80025ac <_sbrk+0x60>)
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002560:	4b13      	ldr	r3, [pc, #76]	; (80025b0 <_sbrk+0x64>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d102      	bne.n	800256e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002568:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <_sbrk+0x64>)
 800256a:	4a12      	ldr	r2, [pc, #72]	; (80025b4 <_sbrk+0x68>)
 800256c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <_sbrk+0x64>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	429a      	cmp	r2, r3
 800257a:	d207      	bcs.n	800258c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800257c:	f004 fe1e 	bl	80071bc <__errno>
 8002580:	4603      	mov	r3, r0
 8002582:	220c      	movs	r2, #12
 8002584:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002586:	f04f 33ff 	mov.w	r3, #4294967295
 800258a:	e009      	b.n	80025a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800258c:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <_sbrk+0x64>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002592:	4b07      	ldr	r3, [pc, #28]	; (80025b0 <_sbrk+0x64>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	4a05      	ldr	r2, [pc, #20]	; (80025b0 <_sbrk+0x64>)
 800259c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800259e:	68fb      	ldr	r3, [r7, #12]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20020000 	.word	0x20020000
 80025ac:	00000400 	.word	0x00000400
 80025b0:	200004f4 	.word	0x200004f4
 80025b4:	20000648 	.word	0x20000648

080025b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025bc:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <SystemInit+0x20>)
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c2:	4a05      	ldr	r2, [pc, #20]	; (80025d8 <SystemInit+0x20>)
 80025c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025cc:	bf00      	nop
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002614 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025e0:	480d      	ldr	r0, [pc, #52]	; (8002618 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025e2:	490e      	ldr	r1, [pc, #56]	; (800261c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025e4:	4a0e      	ldr	r2, [pc, #56]	; (8002620 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e8:	e002      	b.n	80025f0 <LoopCopyDataInit>

080025ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ee:	3304      	adds	r3, #4

080025f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025f4:	d3f9      	bcc.n	80025ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025f6:	4a0b      	ldr	r2, [pc, #44]	; (8002624 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025f8:	4c0b      	ldr	r4, [pc, #44]	; (8002628 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025fc:	e001      	b.n	8002602 <LoopFillZerobss>

080025fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002600:	3204      	adds	r2, #4

08002602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002604:	d3fb      	bcc.n	80025fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002606:	f7ff ffd7 	bl	80025b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800260a:	f004 fddd 	bl	80071c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800260e:	f7fe fefd 	bl	800140c <main>
  bx  lr    
 8002612:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002614:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800261c:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8002620:	080096e4 	.word	0x080096e4
  ldr r2, =_sbss
 8002624:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8002628:	20000648 	.word	0x20000648

0800262c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800262c:	e7fe      	b.n	800262c <ADC_IRQHandler>
	...

08002630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002634:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0d      	ldr	r2, [pc, #52]	; (8002670 <HAL_Init+0x40>)
 800263a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800263e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002640:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0a      	ldr	r2, [pc, #40]	; (8002670 <HAL_Init+0x40>)
 8002646:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800264a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800264c:	4b08      	ldr	r3, [pc, #32]	; (8002670 <HAL_Init+0x40>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a07      	ldr	r2, [pc, #28]	; (8002670 <HAL_Init+0x40>)
 8002652:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002656:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002658:	2003      	movs	r0, #3
 800265a:	f000 fd61 	bl	8003120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800265e:	200f      	movs	r0, #15
 8002660:	f000 f808 	bl	8002674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002664:	f7ff fc14 	bl	8001e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40023c00 	.word	0x40023c00

08002674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800267c:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <HAL_InitTick+0x54>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b12      	ldr	r3, [pc, #72]	; (80026cc <HAL_InitTick+0x58>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	4619      	mov	r1, r3
 8002686:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800268a:	fbb3 f3f1 	udiv	r3, r3, r1
 800268e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fd79 	bl	800318a <HAL_SYSTICK_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e00e      	b.n	80026c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b0f      	cmp	r3, #15
 80026a6:	d80a      	bhi.n	80026be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a8:	2200      	movs	r2, #0
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f000 fd41 	bl	8003136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026b4:	4a06      	ldr	r2, [pc, #24]	; (80026d0 <HAL_InitTick+0x5c>)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
 80026bc:	e000      	b.n	80026c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000064 	.word	0x20000064
 80026cc:	2000006c 	.word	0x2000006c
 80026d0:	20000068 	.word	0x20000068

080026d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <HAL_IncTick+0x20>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	461a      	mov	r2, r3
 80026de:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <HAL_IncTick+0x24>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4413      	add	r3, r2
 80026e4:	4a04      	ldr	r2, [pc, #16]	; (80026f8 <HAL_IncTick+0x24>)
 80026e6:	6013      	str	r3, [r2, #0]
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	2000006c 	.word	0x2000006c
 80026f8:	200004f8 	.word	0x200004f8

080026fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002700:	4b03      	ldr	r3, [pc, #12]	; (8002710 <HAL_GetTick+0x14>)
 8002702:	681b      	ldr	r3, [r3, #0]
}
 8002704:	4618      	mov	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	200004f8 	.word	0x200004f8

08002714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800271c:	f7ff ffee 	bl	80026fc <HAL_GetTick>
 8002720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d005      	beq.n	800273a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272e:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <HAL_Delay+0x44>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800273a:	bf00      	nop
 800273c:	f7ff ffde 	bl	80026fc <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d8f7      	bhi.n	800273c <HAL_Delay+0x28>
  {
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	2000006c 	.word	0x2000006c

0800275c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e033      	b.n	80027da <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	2b00      	cmp	r3, #0
 8002778:	d109      	bne.n	800278e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff fbb0 	bl	8001ee0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	2b00      	cmp	r3, #0
 8002798:	d118      	bne.n	80027cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027a2:	f023 0302 	bic.w	r3, r3, #2
 80027a6:	f043 0202 	orr.w	r2, r3, #2
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 fa68 	bl	8002c84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	f043 0201 	orr.w	r2, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	641a      	str	r2, [r3, #64]	; 0x40
 80027ca:	e001      	b.n	80027d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
	...

080027e4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_Start_DMA+0x1e>
 80027fe:	2302      	movs	r3, #2
 8002800:	e0e9      	b.n	80029d6 <HAL_ADC_Start_DMA+0x1f2>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b01      	cmp	r3, #1
 8002816:	d018      	beq.n	800284a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0201 	orr.w	r2, r2, #1
 8002826:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002828:	4b6d      	ldr	r3, [pc, #436]	; (80029e0 <HAL_ADC_Start_DMA+0x1fc>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a6d      	ldr	r2, [pc, #436]	; (80029e4 <HAL_ADC_Start_DMA+0x200>)
 800282e:	fba2 2303 	umull	r2, r3, r2, r3
 8002832:	0c9a      	lsrs	r2, r3, #18
 8002834:	4613      	mov	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	4413      	add	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800283c:	e002      	b.n	8002844 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	3b01      	subs	r3, #1
 8002842:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f9      	bne.n	800283e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002858:	d107      	bne.n	800286a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002868:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b01      	cmp	r3, #1
 8002876:	f040 80a1 	bne.w	80029bc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002882:	f023 0301 	bic.w	r3, r3, #1
 8002886:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002898:	2b00      	cmp	r3, #0
 800289a:	d007      	beq.n	80028ac <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b8:	d106      	bne.n	80028c8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028be:	f023 0206 	bic.w	r2, r3, #6
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	645a      	str	r2, [r3, #68]	; 0x44
 80028c6:	e002      	b.n	80028ce <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d6:	4b44      	ldr	r3, [pc, #272]	; (80029e8 <HAL_ADC_Start_DMA+0x204>)
 80028d8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028de:	4a43      	ldr	r2, [pc, #268]	; (80029ec <HAL_ADC_Start_DMA+0x208>)
 80028e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	4a42      	ldr	r2, [pc, #264]	; (80029f0 <HAL_ADC_Start_DMA+0x20c>)
 80028e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ee:	4a41      	ldr	r2, [pc, #260]	; (80029f4 <HAL_ADC_Start_DMA+0x210>)
 80028f0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80028fa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800290a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800291a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	334c      	adds	r3, #76	; 0x4c
 8002926:	4619      	mov	r1, r3
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f000 fce8 	bl	8003300 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	2b00      	cmp	r3, #0
 800293a:	d12a      	bne.n	8002992 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a2d      	ldr	r2, [pc, #180]	; (80029f8 <HAL_ADC_Start_DMA+0x214>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d015      	beq.n	8002972 <HAL_ADC_Start_DMA+0x18e>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a2c      	ldr	r2, [pc, #176]	; (80029fc <HAL_ADC_Start_DMA+0x218>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d105      	bne.n	800295c <HAL_ADC_Start_DMA+0x178>
 8002950:	4b25      	ldr	r3, [pc, #148]	; (80029e8 <HAL_ADC_Start_DMA+0x204>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 031f 	and.w	r3, r3, #31
 8002958:	2b00      	cmp	r3, #0
 800295a:	d00a      	beq.n	8002972 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a27      	ldr	r2, [pc, #156]	; (8002a00 <HAL_ADC_Start_DMA+0x21c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d136      	bne.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
 8002966:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <HAL_ADC_Start_DMA+0x204>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	2b00      	cmp	r3, #0
 8002970:	d130      	bne.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d129      	bne.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800298e:	609a      	str	r2, [r3, #8]
 8002990:	e020      	b.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a18      	ldr	r2, [pc, #96]	; (80029f8 <HAL_ADC_Start_DMA+0x214>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d11b      	bne.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d114      	bne.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029b8:	609a      	str	r2, [r3, #8]
 80029ba:	e00b      	b.n	80029d4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	f043 0210 	orr.w	r2, r3, #16
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029cc:	f043 0201 	orr.w	r2, r3, #1
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3718      	adds	r7, #24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	20000064 	.word	0x20000064
 80029e4:	431bde83 	.word	0x431bde83
 80029e8:	40012300 	.word	0x40012300
 80029ec:	08002e7d 	.word	0x08002e7d
 80029f0:	08002f37 	.word	0x08002f37
 80029f4:	08002f53 	.word	0x08002f53
 80029f8:	40012000 	.word	0x40012000
 80029fc:	40012100 	.word	0x40012100
 8002a00:	40012200 	.word	0x40012200

08002a04 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d101      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x1c>
 8002a58:	2302      	movs	r3, #2
 8002a5a:	e105      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x228>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b09      	cmp	r3, #9
 8002a6a:	d925      	bls.n	8002ab8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68d9      	ldr	r1, [r3, #12]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4413      	add	r3, r2
 8002a80:	3b1e      	subs	r3, #30
 8002a82:	2207      	movs	r2, #7
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43da      	mvns	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	400a      	ands	r2, r1
 8002a90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68d9      	ldr	r1, [r3, #12]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4403      	add	r3, r0
 8002aaa:	3b1e      	subs	r3, #30
 8002aac:	409a      	lsls	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	e022      	b.n	8002afe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6919      	ldr	r1, [r3, #16]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4413      	add	r3, r2
 8002acc:	2207      	movs	r2, #7
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43da      	mvns	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	400a      	ands	r2, r1
 8002ada:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6919      	ldr	r1, [r3, #16]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	4618      	mov	r0, r3
 8002aee:	4603      	mov	r3, r0
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4403      	add	r3, r0
 8002af4:	409a      	lsls	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b06      	cmp	r3, #6
 8002b04:	d824      	bhi.n	8002b50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	3b05      	subs	r3, #5
 8002b18:	221f      	movs	r2, #31
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	43da      	mvns	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	400a      	ands	r2, r1
 8002b26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	4618      	mov	r0, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	3b05      	subs	r3, #5
 8002b42:	fa00 f203 	lsl.w	r2, r0, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	635a      	str	r2, [r3, #52]	; 0x34
 8002b4e:	e04c      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b0c      	cmp	r3, #12
 8002b56:	d824      	bhi.n	8002ba2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	3b23      	subs	r3, #35	; 0x23
 8002b6a:	221f      	movs	r2, #31
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43da      	mvns	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	400a      	ands	r2, r1
 8002b78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	4413      	add	r3, r2
 8002b92:	3b23      	subs	r3, #35	; 0x23
 8002b94:	fa00 f203 	lsl.w	r2, r0, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	631a      	str	r2, [r3, #48]	; 0x30
 8002ba0:	e023      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	3b41      	subs	r3, #65	; 0x41
 8002bb4:	221f      	movs	r2, #31
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43da      	mvns	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	400a      	ands	r2, r1
 8002bc2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	3b41      	subs	r3, #65	; 0x41
 8002bde:	fa00 f203 	lsl.w	r2, r0, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bea:	4b22      	ldr	r3, [pc, #136]	; (8002c74 <HAL_ADC_ConfigChannel+0x234>)
 8002bec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a21      	ldr	r2, [pc, #132]	; (8002c78 <HAL_ADC_ConfigChannel+0x238>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d109      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x1cc>
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b12      	cmp	r3, #18
 8002bfe:	d105      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a19      	ldr	r2, [pc, #100]	; (8002c78 <HAL_ADC_ConfigChannel+0x238>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d123      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x21e>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2b10      	cmp	r3, #16
 8002c1c:	d003      	beq.n	8002c26 <HAL_ADC_ConfigChannel+0x1e6>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b11      	cmp	r3, #17
 8002c24:	d11b      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b10      	cmp	r3, #16
 8002c38:	d111      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c3a:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <HAL_ADC_ConfigChannel+0x23c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a10      	ldr	r2, [pc, #64]	; (8002c80 <HAL_ADC_ConfigChannel+0x240>)
 8002c40:	fba2 2303 	umull	r2, r3, r2, r3
 8002c44:	0c9a      	lsrs	r2, r3, #18
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c50:	e002      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	3b01      	subs	r3, #1
 8002c56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f9      	bne.n	8002c52 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	40012300 	.word	0x40012300
 8002c78:	40012000 	.word	0x40012000
 8002c7c:	20000064 	.word	0x20000064
 8002c80:	431bde83 	.word	0x431bde83

08002c84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c8c:	4b79      	ldr	r3, [pc, #484]	; (8002e74 <ADC_Init+0x1f0>)
 8002c8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6859      	ldr	r1, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	021a      	lsls	r2, r3, #8
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002cdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6859      	ldr	r1, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6899      	ldr	r1, [r3, #8]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68da      	ldr	r2, [r3, #12]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d16:	4a58      	ldr	r2, [pc, #352]	; (8002e78 <ADC_Init+0x1f4>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d022      	beq.n	8002d62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6899      	ldr	r1, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6899      	ldr	r1, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	e00f      	b.n	8002d82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0202 	bic.w	r2, r2, #2
 8002d90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6899      	ldr	r1, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	7e1b      	ldrb	r3, [r3, #24]
 8002d9c:	005a      	lsls	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d01b      	beq.n	8002de8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002dce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6859      	ldr	r1, [r3, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	035a      	lsls	r2, r3, #13
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	e007      	b.n	8002df8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002df6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002e06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	3b01      	subs	r3, #1
 8002e14:	051a      	lsls	r2, r3, #20
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002e2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6899      	ldr	r1, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e3a:	025a      	lsls	r2, r3, #9
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6899      	ldr	r1, [r3, #8]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	029a      	lsls	r2, r3, #10
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	609a      	str	r2, [r3, #8]
}
 8002e68:	bf00      	nop
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	40012300 	.word	0x40012300
 8002e78:	0f000001 	.word	0x0f000001

08002e7c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e88:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d13c      	bne.n	8002f10 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d12b      	bne.n	8002f08 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d127      	bne.n	8002f08 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d006      	beq.n	8002ed4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d119      	bne.n	8002f08 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0220 	bic.w	r2, r2, #32
 8002ee2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d105      	bne.n	8002f08 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	f043 0201 	orr.w	r2, r3, #1
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f7ff fd7b 	bl	8002a04 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002f0e:	e00e      	b.n	8002f2e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f14:	f003 0310 	and.w	r3, r3, #16
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f7ff fd85 	bl	8002a2c <HAL_ADC_ErrorCallback>
}
 8002f22:	e004      	b.n	8002f2e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	4798      	blx	r3
}
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b084      	sub	sp, #16
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f42:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f7ff fd67 	bl	8002a18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f4a:	bf00      	nop
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b084      	sub	sp, #16
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2240      	movs	r2, #64	; 0x40
 8002f64:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	f043 0204 	orr.w	r2, r3, #4
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f7ff fd5a 	bl	8002a2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f78:	bf00      	nop
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f90:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fb2:	4a04      	ldr	r2, [pc, #16]	; (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	60d3      	str	r3, [r2, #12]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	e000ed00 	.word	0xe000ed00

08002fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	0a1b      	lsrs	r3, r3, #8
 8002fd2:	f003 0307 	and.w	r3, r3, #7
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	db0b      	blt.n	800300e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	f003 021f 	and.w	r2, r3, #31
 8002ffc:	4907      	ldr	r1, [pc, #28]	; (800301c <__NVIC_EnableIRQ+0x38>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	2001      	movs	r0, #1
 8003006:	fa00 f202 	lsl.w	r2, r0, r2
 800300a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	e000e100 	.word	0xe000e100

08003020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	6039      	str	r1, [r7, #0]
 800302a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003030:	2b00      	cmp	r3, #0
 8003032:	db0a      	blt.n	800304a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	b2da      	uxtb	r2, r3
 8003038:	490c      	ldr	r1, [pc, #48]	; (800306c <__NVIC_SetPriority+0x4c>)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	0112      	lsls	r2, r2, #4
 8003040:	b2d2      	uxtb	r2, r2
 8003042:	440b      	add	r3, r1
 8003044:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003048:	e00a      	b.n	8003060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4908      	ldr	r1, [pc, #32]	; (8003070 <__NVIC_SetPriority+0x50>)
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	3b04      	subs	r3, #4
 8003058:	0112      	lsls	r2, r2, #4
 800305a:	b2d2      	uxtb	r2, r2
 800305c:	440b      	add	r3, r1
 800305e:	761a      	strb	r2, [r3, #24]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	e000e100 	.word	0xe000e100
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003074:	b480      	push	{r7}
 8003076:	b089      	sub	sp, #36	; 0x24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f1c3 0307 	rsb	r3, r3, #7
 800308e:	2b04      	cmp	r3, #4
 8003090:	bf28      	it	cs
 8003092:	2304      	movcs	r3, #4
 8003094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3304      	adds	r3, #4
 800309a:	2b06      	cmp	r3, #6
 800309c:	d902      	bls.n	80030a4 <NVIC_EncodePriority+0x30>
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3b03      	subs	r3, #3
 80030a2:	e000      	b.n	80030a6 <NVIC_EncodePriority+0x32>
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a8:	f04f 32ff 	mov.w	r2, #4294967295
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43da      	mvns	r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	401a      	ands	r2, r3
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030bc:	f04f 31ff 	mov.w	r1, #4294967295
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	fa01 f303 	lsl.w	r3, r1, r3
 80030c6:	43d9      	mvns	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030cc:	4313      	orrs	r3, r2
         );
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3724      	adds	r7, #36	; 0x24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
	...

080030dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030ec:	d301      	bcc.n	80030f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ee:	2301      	movs	r3, #1
 80030f0:	e00f      	b.n	8003112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030f2:	4a0a      	ldr	r2, [pc, #40]	; (800311c <SysTick_Config+0x40>)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030fa:	210f      	movs	r1, #15
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003100:	f7ff ff8e 	bl	8003020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003104:	4b05      	ldr	r3, [pc, #20]	; (800311c <SysTick_Config+0x40>)
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800310a:	4b04      	ldr	r3, [pc, #16]	; (800311c <SysTick_Config+0x40>)
 800310c:	2207      	movs	r2, #7
 800310e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	e000e010 	.word	0xe000e010

08003120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff ff29 	bl	8002f80 <__NVIC_SetPriorityGrouping>
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003148:	f7ff ff3e 	bl	8002fc8 <__NVIC_GetPriorityGrouping>
 800314c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	6978      	ldr	r0, [r7, #20]
 8003154:	f7ff ff8e 	bl	8003074 <NVIC_EncodePriority>
 8003158:	4602      	mov	r2, r0
 800315a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315e:	4611      	mov	r1, r2
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ff5d 	bl	8003020 <__NVIC_SetPriority>
}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	4603      	mov	r3, r0
 8003176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff31 	bl	8002fe4 <__NVIC_EnableIRQ>
}
 8003182:	bf00      	nop
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ffa2 	bl	80030dc <SysTick_Config>
 8003198:	4603      	mov	r3, r0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031b0:	f7ff faa4 	bl	80026fc <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e099      	b.n	80032f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031e0:	e00f      	b.n	8003202 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031e2:	f7ff fa8b 	bl	80026fc <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b05      	cmp	r3, #5
 80031ee:	d908      	bls.n	8003202 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2220      	movs	r2, #32
 80031f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2203      	movs	r2, #3
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e078      	b.n	80032f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1e8      	bne.n	80031e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	4b38      	ldr	r3, [pc, #224]	; (80032fc <HAL_DMA_Init+0x158>)
 800321c:	4013      	ands	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800322e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800323a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003246:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	4313      	orrs	r3, r2
 8003252:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	2b04      	cmp	r3, #4
 800325a:	d107      	bne.n	800326c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003264:	4313      	orrs	r3, r2
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4313      	orrs	r3, r2
 800326a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	f023 0307 	bic.w	r3, r3, #7
 8003282:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	4313      	orrs	r3, r2
 800328c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003292:	2b04      	cmp	r3, #4
 8003294:	d117      	bne.n	80032c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	4313      	orrs	r3, r2
 800329e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00e      	beq.n	80032c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fb01 	bl	80038b0 <DMA_CheckFifoParam>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d008      	beq.n	80032c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2240      	movs	r2, #64	; 0x40
 80032b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80032c2:	2301      	movs	r3, #1
 80032c4:	e016      	b.n	80032f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fab8 	bl	8003844 <DMA_CalcBaseAndBitshift>
 80032d4:	4603      	mov	r3, r0
 80032d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032dc:	223f      	movs	r2, #63	; 0x3f
 80032de:	409a      	lsls	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	f010803f 	.word	0xf010803f

08003300 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b086      	sub	sp, #24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
 800330c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003316:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_DMA_Start_IT+0x26>
 8003322:	2302      	movs	r3, #2
 8003324:	e040      	b.n	80033a8 <HAL_DMA_Start_IT+0xa8>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b01      	cmp	r3, #1
 8003338:	d12f      	bne.n	800339a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2202      	movs	r2, #2
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	68b9      	ldr	r1, [r7, #8]
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 fa4a 	bl	80037e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003358:	223f      	movs	r2, #63	; 0x3f
 800335a:	409a      	lsls	r2, r3
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0216 	orr.w	r2, r2, #22
 800336e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	2b00      	cmp	r3, #0
 8003376:	d007      	beq.n	8003388 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0208 	orr.w	r2, r2, #8
 8003386:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e005      	b.n	80033a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
 80033a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033be:	f7ff f99d 	bl	80026fc <HAL_GetTick>
 80033c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d008      	beq.n	80033e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2280      	movs	r2, #128	; 0x80
 80033d4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e052      	b.n	8003488 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0216 	bic.w	r2, r2, #22
 80033f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003400:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <HAL_DMA_Abort+0x62>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800340e:	2b00      	cmp	r3, #0
 8003410:	d007      	beq.n	8003422 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0208 	bic.w	r2, r2, #8
 8003420:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 0201 	bic.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003432:	e013      	b.n	800345c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003434:	f7ff f962 	bl	80026fc <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b05      	cmp	r3, #5
 8003440:	d90c      	bls.n	800345c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2220      	movs	r2, #32
 8003446:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2203      	movs	r2, #3
 800344c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e015      	b.n	8003488 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1e4      	bne.n	8003434 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346e:	223f      	movs	r2, #63	; 0x3f
 8003470:	409a      	lsls	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d004      	beq.n	80034ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2280      	movs	r2, #128	; 0x80
 80034a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e00c      	b.n	80034c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2205      	movs	r2, #5
 80034b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0201 	bic.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034e0:	4b8e      	ldr	r3, [pc, #568]	; (800371c <HAL_DMA_IRQHandler+0x248>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a8e      	ldr	r2, [pc, #568]	; (8003720 <HAL_DMA_IRQHandler+0x24c>)
 80034e6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ea:	0a9b      	lsrs	r3, r3, #10
 80034ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034fe:	2208      	movs	r2, #8
 8003500:	409a      	lsls	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4013      	ands	r3, r2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d01a      	beq.n	8003540 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b00      	cmp	r3, #0
 8003516:	d013      	beq.n	8003540 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0204 	bic.w	r2, r2, #4
 8003526:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800352c:	2208      	movs	r2, #8
 800352e:	409a      	lsls	r2, r3
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003538:	f043 0201 	orr.w	r2, r3, #1
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003544:	2201      	movs	r2, #1
 8003546:	409a      	lsls	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d012      	beq.n	8003576 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00b      	beq.n	8003576 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003562:	2201      	movs	r2, #1
 8003564:	409a      	lsls	r2, r3
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356e:	f043 0202 	orr.w	r2, r3, #2
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357a:	2204      	movs	r2, #4
 800357c:	409a      	lsls	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4013      	ands	r3, r2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d012      	beq.n	80035ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00b      	beq.n	80035ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003598:	2204      	movs	r2, #4
 800359a:	409a      	lsls	r2, r3
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a4:	f043 0204 	orr.w	r2, r3, #4
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	2210      	movs	r2, #16
 80035b2:	409a      	lsls	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d043      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d03c      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ce:	2210      	movs	r2, #16
 80035d0:	409a      	lsls	r2, r3
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d018      	beq.n	8003616 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d108      	bne.n	8003604 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d024      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
 8003602:	e01f      	b.n	8003644 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003608:	2b00      	cmp	r3, #0
 800360a:	d01b      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4798      	blx	r3
 8003614:	e016      	b.n	8003644 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003620:	2b00      	cmp	r3, #0
 8003622:	d107      	bne.n	8003634 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0208 	bic.w	r2, r2, #8
 8003632:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003648:	2220      	movs	r2, #32
 800364a:	409a      	lsls	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4013      	ands	r3, r2
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 808f 	beq.w	8003774 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0310 	and.w	r3, r3, #16
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 8087 	beq.w	8003774 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366a:	2220      	movs	r2, #32
 800366c:	409a      	lsls	r2, r3
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b05      	cmp	r3, #5
 800367c:	d136      	bne.n	80036ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0216 	bic.w	r2, r2, #22
 800368c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	695a      	ldr	r2, [r3, #20]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800369c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d103      	bne.n	80036ae <HAL_DMA_IRQHandler+0x1da>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d007      	beq.n	80036be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0208 	bic.w	r2, r2, #8
 80036bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c2:	223f      	movs	r2, #63	; 0x3f
 80036c4:	409a      	lsls	r2, r3
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d07e      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	4798      	blx	r3
        }
        return;
 80036ea:	e079      	b.n	80037e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d01d      	beq.n	8003736 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10d      	bne.n	8003724 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370c:	2b00      	cmp	r3, #0
 800370e:	d031      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	4798      	blx	r3
 8003718:	e02c      	b.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
 800371a:	bf00      	nop
 800371c:	20000064 	.word	0x20000064
 8003720:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003728:	2b00      	cmp	r3, #0
 800372a:	d023      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	4798      	blx	r3
 8003734:	e01e      	b.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10f      	bne.n	8003764 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0210 	bic.w	r2, r2, #16
 8003752:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003778:	2b00      	cmp	r3, #0
 800377a:	d032      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b00      	cmp	r3, #0
 8003786:	d022      	beq.n	80037ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2205      	movs	r2, #5
 800378c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0201 	bic.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	3301      	adds	r3, #1
 80037a4:	60bb      	str	r3, [r7, #8]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d307      	bcc.n	80037bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f2      	bne.n	80037a0 <HAL_DMA_IRQHandler+0x2cc>
 80037ba:	e000      	b.n	80037be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d005      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	4798      	blx	r3
 80037de:	e000      	b.n	80037e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037e0:	bf00      	nop
    }
  }
}
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003804:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b40      	cmp	r3, #64	; 0x40
 8003814:	d108      	bne.n	8003828 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003826:	e007      	b.n	8003838 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	60da      	str	r2, [r3, #12]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	b2db      	uxtb	r3, r3
 8003852:	3b10      	subs	r3, #16
 8003854:	4a14      	ldr	r2, [pc, #80]	; (80038a8 <DMA_CalcBaseAndBitshift+0x64>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	091b      	lsrs	r3, r3, #4
 800385c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800385e:	4a13      	ldr	r2, [pc, #76]	; (80038ac <DMA_CalcBaseAndBitshift+0x68>)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4413      	add	r3, r2
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b03      	cmp	r3, #3
 8003870:	d909      	bls.n	8003886 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800387a:	f023 0303 	bic.w	r3, r3, #3
 800387e:	1d1a      	adds	r2, r3, #4
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	659a      	str	r2, [r3, #88]	; 0x58
 8003884:	e007      	b.n	8003896 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800388e:	f023 0303 	bic.w	r3, r3, #3
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800389a:	4618      	mov	r0, r3
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	aaaaaaab 	.word	0xaaaaaaab
 80038ac:	0800935c 	.word	0x0800935c

080038b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038b8:	2300      	movs	r3, #0
 80038ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d11f      	bne.n	800390a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d856      	bhi.n	800397e <DMA_CheckFifoParam+0xce>
 80038d0:	a201      	add	r2, pc, #4	; (adr r2, 80038d8 <DMA_CheckFifoParam+0x28>)
 80038d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d6:	bf00      	nop
 80038d8:	080038e9 	.word	0x080038e9
 80038dc:	080038fb 	.word	0x080038fb
 80038e0:	080038e9 	.word	0x080038e9
 80038e4:	0800397f 	.word	0x0800397f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d046      	beq.n	8003982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f8:	e043      	b.n	8003982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003902:	d140      	bne.n	8003986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003908:	e03d      	b.n	8003986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003912:	d121      	bne.n	8003958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2b03      	cmp	r3, #3
 8003918:	d837      	bhi.n	800398a <DMA_CheckFifoParam+0xda>
 800391a:	a201      	add	r2, pc, #4	; (adr r2, 8003920 <DMA_CheckFifoParam+0x70>)
 800391c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003920:	08003931 	.word	0x08003931
 8003924:	08003937 	.word	0x08003937
 8003928:	08003931 	.word	0x08003931
 800392c:	08003949 	.word	0x08003949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
      break;
 8003934:	e030      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d025      	beq.n	800398e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003946:	e022      	b.n	800398e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003950:	d11f      	bne.n	8003992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003956:	e01c      	b.n	8003992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d903      	bls.n	8003966 <DMA_CheckFifoParam+0xb6>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b03      	cmp	r3, #3
 8003962:	d003      	beq.n	800396c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003964:	e018      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	73fb      	strb	r3, [r7, #15]
      break;
 800396a:	e015      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00e      	beq.n	8003996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	73fb      	strb	r3, [r7, #15]
      break;
 800397c:	e00b      	b.n	8003996 <DMA_CheckFifoParam+0xe6>
      break;
 800397e:	bf00      	nop
 8003980:	e00a      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 8003982:	bf00      	nop
 8003984:	e008      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 8003986:	bf00      	nop
 8003988:	e006      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 800398a:	bf00      	nop
 800398c:	e004      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 800398e:	bf00      	nop
 8003990:	e002      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;   
 8003992:	bf00      	nop
 8003994:	e000      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 8003996:	bf00      	nop
    }
  } 
  
  return status; 
 8003998:	7bfb      	ldrb	r3, [r7, #15]
}
 800399a:	4618      	mov	r0, r3
 800399c:	3714      	adds	r7, #20
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop

080039a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b089      	sub	sp, #36	; 0x24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039ba:	2300      	movs	r3, #0
 80039bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039be:	2300      	movs	r3, #0
 80039c0:	61fb      	str	r3, [r7, #28]
 80039c2:	e16b      	b.n	8003c9c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039c4:	2201      	movs	r2, #1
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	4013      	ands	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	429a      	cmp	r2, r3
 80039de:	f040 815a 	bne.w	8003c96 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d005      	beq.n	80039fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d130      	bne.n	8003a5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	2203      	movs	r2, #3
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a30:	2201      	movs	r2, #1
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	091b      	lsrs	r3, r3, #4
 8003a46:	f003 0201 	and.w	r2, r3, #1
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	2b03      	cmp	r3, #3
 8003a66:	d017      	beq.n	8003a98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	2203      	movs	r2, #3
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d123      	bne.n	8003aec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	08da      	lsrs	r2, r3, #3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3208      	adds	r2, #8
 8003aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	220f      	movs	r2, #15
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	691a      	ldr	r2, [r3, #16]
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	08da      	lsrs	r2, r3, #3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3208      	adds	r2, #8
 8003ae6:	69b9      	ldr	r1, [r7, #24]
 8003ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	2203      	movs	r2, #3
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	43db      	mvns	r3, r3
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4013      	ands	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 0203 	and.w	r2, r3, #3
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 80b4 	beq.w	8003c96 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]
 8003b32:	4b60      	ldr	r3, [pc, #384]	; (8003cb4 <HAL_GPIO_Init+0x30c>)
 8003b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b36:	4a5f      	ldr	r2, [pc, #380]	; (8003cb4 <HAL_GPIO_Init+0x30c>)
 8003b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b3e:	4b5d      	ldr	r3, [pc, #372]	; (8003cb4 <HAL_GPIO_Init+0x30c>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b46:	60fb      	str	r3, [r7, #12]
 8003b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b4a:	4a5b      	ldr	r2, [pc, #364]	; (8003cb8 <HAL_GPIO_Init+0x310>)
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	089b      	lsrs	r3, r3, #2
 8003b50:	3302      	adds	r3, #2
 8003b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	220f      	movs	r2, #15
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a52      	ldr	r2, [pc, #328]	; (8003cbc <HAL_GPIO_Init+0x314>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d02b      	beq.n	8003bce <HAL_GPIO_Init+0x226>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a51      	ldr	r2, [pc, #324]	; (8003cc0 <HAL_GPIO_Init+0x318>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d025      	beq.n	8003bca <HAL_GPIO_Init+0x222>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a50      	ldr	r2, [pc, #320]	; (8003cc4 <HAL_GPIO_Init+0x31c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d01f      	beq.n	8003bc6 <HAL_GPIO_Init+0x21e>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a4f      	ldr	r2, [pc, #316]	; (8003cc8 <HAL_GPIO_Init+0x320>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d019      	beq.n	8003bc2 <HAL_GPIO_Init+0x21a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a4e      	ldr	r2, [pc, #312]	; (8003ccc <HAL_GPIO_Init+0x324>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d013      	beq.n	8003bbe <HAL_GPIO_Init+0x216>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a4d      	ldr	r2, [pc, #308]	; (8003cd0 <HAL_GPIO_Init+0x328>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00d      	beq.n	8003bba <HAL_GPIO_Init+0x212>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a4c      	ldr	r2, [pc, #304]	; (8003cd4 <HAL_GPIO_Init+0x32c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d007      	beq.n	8003bb6 <HAL_GPIO_Init+0x20e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a4b      	ldr	r2, [pc, #300]	; (8003cd8 <HAL_GPIO_Init+0x330>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d101      	bne.n	8003bb2 <HAL_GPIO_Init+0x20a>
 8003bae:	2307      	movs	r3, #7
 8003bb0:	e00e      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bb2:	2308      	movs	r3, #8
 8003bb4:	e00c      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bb6:	2306      	movs	r3, #6
 8003bb8:	e00a      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bba:	2305      	movs	r3, #5
 8003bbc:	e008      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bbe:	2304      	movs	r3, #4
 8003bc0:	e006      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e004      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e002      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <HAL_GPIO_Init+0x228>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	69fa      	ldr	r2, [r7, #28]
 8003bd2:	f002 0203 	and.w	r2, r2, #3
 8003bd6:	0092      	lsls	r2, r2, #2
 8003bd8:	4093      	lsls	r3, r2
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003be0:	4935      	ldr	r1, [pc, #212]	; (8003cb8 <HAL_GPIO_Init+0x310>)
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	089b      	lsrs	r3, r3, #2
 8003be6:	3302      	adds	r3, #2
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bee:	4b3b      	ldr	r3, [pc, #236]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c12:	4a32      	ldr	r2, [pc, #200]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c18:	4b30      	ldr	r3, [pc, #192]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c3c:	4a27      	ldr	r2, [pc, #156]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c42:	4b26      	ldr	r3, [pc, #152]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c66:	4a1d      	ldr	r2, [pc, #116]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c6c:	4b1b      	ldr	r3, [pc, #108]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	43db      	mvns	r3, r3
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d003      	beq.n	8003c90 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c90:	4a12      	ldr	r2, [pc, #72]	; (8003cdc <HAL_GPIO_Init+0x334>)
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	2b0f      	cmp	r3, #15
 8003ca0:	f67f ae90 	bls.w	80039c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	bf00      	nop
 8003ca8:	3724      	adds	r7, #36	; 0x24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40013800 	.word	0x40013800
 8003cbc:	40020000 	.word	0x40020000
 8003cc0:	40020400 	.word	0x40020400
 8003cc4:	40020800 	.word	0x40020800
 8003cc8:	40020c00 	.word	0x40020c00
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	40021400 	.word	0x40021400
 8003cd4:	40021800 	.word	0x40021800
 8003cd8:	40021c00 	.word	0x40021c00
 8003cdc:	40013c00 	.word	0x40013c00

08003ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	807b      	strh	r3, [r7, #2]
 8003cec:	4613      	mov	r3, r2
 8003cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cf0:	787b      	ldrb	r3, [r7, #1]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cf6:	887a      	ldrh	r2, [r7, #2]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cfc:	e003      	b.n	8003d06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cfe:	887b      	ldrh	r3, [r7, #2]
 8003d00:	041a      	lsls	r2, r3, #16
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	619a      	str	r2, [r3, #24]
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
	...

08003d14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d1e:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d20:	695a      	ldr	r2, [r3, #20]
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	4013      	ands	r3, r2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d006      	beq.n	8003d38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d2a:	4a05      	ldr	r2, [pc, #20]	; (8003d40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d2c:	88fb      	ldrh	r3, [r7, #6]
 8003d2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d30:	88fb      	ldrh	r3, [r7, #6]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd fb5e 	bl	80013f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40013c00 	.word	0x40013c00

08003d44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e267      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d075      	beq.n	8003e4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d62:	4b88      	ldr	r3, [pc, #544]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f003 030c 	and.w	r3, r3, #12
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d00c      	beq.n	8003d88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d6e:	4b85      	ldr	r3, [pc, #532]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d76:	2b08      	cmp	r3, #8
 8003d78:	d112      	bne.n	8003da0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d7a:	4b82      	ldr	r3, [pc, #520]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d86:	d10b      	bne.n	8003da0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d88:	4b7e      	ldr	r3, [pc, #504]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d05b      	beq.n	8003e4c <HAL_RCC_OscConfig+0x108>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d157      	bne.n	8003e4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e242      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da8:	d106      	bne.n	8003db8 <HAL_RCC_OscConfig+0x74>
 8003daa:	4b76      	ldr	r3, [pc, #472]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a75      	ldr	r2, [pc, #468]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003db0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	e01d      	b.n	8003df4 <HAL_RCC_OscConfig+0xb0>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dc0:	d10c      	bne.n	8003ddc <HAL_RCC_OscConfig+0x98>
 8003dc2:	4b70      	ldr	r3, [pc, #448]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a6f      	ldr	r2, [pc, #444]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	4b6d      	ldr	r3, [pc, #436]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a6c      	ldr	r2, [pc, #432]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	e00b      	b.n	8003df4 <HAL_RCC_OscConfig+0xb0>
 8003ddc:	4b69      	ldr	r3, [pc, #420]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a68      	ldr	r2, [pc, #416]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003de2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003de6:	6013      	str	r3, [r2, #0]
 8003de8:	4b66      	ldr	r3, [pc, #408]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a65      	ldr	r2, [pc, #404]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d013      	beq.n	8003e24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fc7e 	bl	80026fc <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e04:	f7fe fc7a 	bl	80026fc <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b64      	cmp	r3, #100	; 0x64
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e207      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e16:	4b5b      	ldr	r3, [pc, #364]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d0f0      	beq.n	8003e04 <HAL_RCC_OscConfig+0xc0>
 8003e22:	e014      	b.n	8003e4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e24:	f7fe fc6a 	bl	80026fc <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e2c:	f7fe fc66 	bl	80026fc <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b64      	cmp	r3, #100	; 0x64
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e1f3      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e3e:	4b51      	ldr	r3, [pc, #324]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0xe8>
 8003e4a:	e000      	b.n	8003e4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d063      	beq.n	8003f22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e5a:	4b4a      	ldr	r3, [pc, #296]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00b      	beq.n	8003e7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e66:	4b47      	ldr	r3, [pc, #284]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e6e:	2b08      	cmp	r3, #8
 8003e70:	d11c      	bne.n	8003eac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e72:	4b44      	ldr	r3, [pc, #272]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d116      	bne.n	8003eac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e7e:	4b41      	ldr	r3, [pc, #260]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d005      	beq.n	8003e96 <HAL_RCC_OscConfig+0x152>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d001      	beq.n	8003e96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e1c7      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e96:	4b3b      	ldr	r3, [pc, #236]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	4937      	ldr	r1, [pc, #220]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eaa:	e03a      	b.n	8003f22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d020      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb4:	4b34      	ldr	r3, [pc, #208]	; (8003f88 <HAL_RCC_OscConfig+0x244>)
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eba:	f7fe fc1f 	bl	80026fc <HAL_GetTick>
 8003ebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec0:	e008      	b.n	8003ed4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ec2:	f7fe fc1b 	bl	80026fc <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d901      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e1a8      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed4:	4b2b      	ldr	r3, [pc, #172]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0f0      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee0:	4b28      	ldr	r3, [pc, #160]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	00db      	lsls	r3, r3, #3
 8003eee:	4925      	ldr	r1, [pc, #148]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	600b      	str	r3, [r1, #0]
 8003ef4:	e015      	b.n	8003f22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ef6:	4b24      	ldr	r3, [pc, #144]	; (8003f88 <HAL_RCC_OscConfig+0x244>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fe fbfe 	bl	80026fc <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f04:	f7fe fbfa 	bl	80026fc <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e187      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f16:	4b1b      	ldr	r3, [pc, #108]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0308 	and.w	r3, r3, #8
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d036      	beq.n	8003f9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d016      	beq.n	8003f64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f36:	4b15      	ldr	r3, [pc, #84]	; (8003f8c <HAL_RCC_OscConfig+0x248>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3c:	f7fe fbde 	bl	80026fc <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f44:	f7fe fbda 	bl	80026fc <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e167      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f56:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <HAL_RCC_OscConfig+0x240>)
 8003f58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f0      	beq.n	8003f44 <HAL_RCC_OscConfig+0x200>
 8003f62:	e01b      	b.n	8003f9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f64:	4b09      	ldr	r3, [pc, #36]	; (8003f8c <HAL_RCC_OscConfig+0x248>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6a:	f7fe fbc7 	bl	80026fc <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f70:	e00e      	b.n	8003f90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f72:	f7fe fbc3 	bl	80026fc <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d907      	bls.n	8003f90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e150      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
 8003f84:	40023800 	.word	0x40023800
 8003f88:	42470000 	.word	0x42470000
 8003f8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f90:	4b88      	ldr	r3, [pc, #544]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8003f92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1ea      	bne.n	8003f72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 8097 	beq.w	80040d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003faa:	2300      	movs	r3, #0
 8003fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fae:	4b81      	ldr	r3, [pc, #516]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10f      	bne.n	8003fda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	4b7d      	ldr	r3, [pc, #500]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	4a7c      	ldr	r2, [pc, #496]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8003fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fca:	4b7a      	ldr	r3, [pc, #488]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fd2:	60bb      	str	r3, [r7, #8]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fda:	4b77      	ldr	r3, [pc, #476]	; (80041b8 <HAL_RCC_OscConfig+0x474>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d118      	bne.n	8004018 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fe6:	4b74      	ldr	r3, [pc, #464]	; (80041b8 <HAL_RCC_OscConfig+0x474>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a73      	ldr	r2, [pc, #460]	; (80041b8 <HAL_RCC_OscConfig+0x474>)
 8003fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ff2:	f7fe fb83 	bl	80026fc <HAL_GetTick>
 8003ff6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff8:	e008      	b.n	800400c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ffa:	f7fe fb7f 	bl	80026fc <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e10c      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800400c:	4b6a      	ldr	r3, [pc, #424]	; (80041b8 <HAL_RCC_OscConfig+0x474>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d106      	bne.n	800402e <HAL_RCC_OscConfig+0x2ea>
 8004020:	4b64      	ldr	r3, [pc, #400]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004024:	4a63      	ldr	r2, [pc, #396]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	6713      	str	r3, [r2, #112]	; 0x70
 800402c:	e01c      	b.n	8004068 <HAL_RCC_OscConfig+0x324>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	2b05      	cmp	r3, #5
 8004034:	d10c      	bne.n	8004050 <HAL_RCC_OscConfig+0x30c>
 8004036:	4b5f      	ldr	r3, [pc, #380]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403a:	4a5e      	ldr	r2, [pc, #376]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 800403c:	f043 0304 	orr.w	r3, r3, #4
 8004040:	6713      	str	r3, [r2, #112]	; 0x70
 8004042:	4b5c      	ldr	r3, [pc, #368]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004046:	4a5b      	ldr	r2, [pc, #364]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004048:	f043 0301 	orr.w	r3, r3, #1
 800404c:	6713      	str	r3, [r2, #112]	; 0x70
 800404e:	e00b      	b.n	8004068 <HAL_RCC_OscConfig+0x324>
 8004050:	4b58      	ldr	r3, [pc, #352]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004054:	4a57      	ldr	r2, [pc, #348]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	6713      	str	r3, [r2, #112]	; 0x70
 800405c:	4b55      	ldr	r3, [pc, #340]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 800405e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004060:	4a54      	ldr	r2, [pc, #336]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004062:	f023 0304 	bic.w	r3, r3, #4
 8004066:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d015      	beq.n	800409c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004070:	f7fe fb44 	bl	80026fc <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004076:	e00a      	b.n	800408e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004078:	f7fe fb40 	bl	80026fc <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	f241 3288 	movw	r2, #5000	; 0x1388
 8004086:	4293      	cmp	r3, r2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e0cb      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408e:	4b49      	ldr	r3, [pc, #292]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0ee      	beq.n	8004078 <HAL_RCC_OscConfig+0x334>
 800409a:	e014      	b.n	80040c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800409c:	f7fe fb2e 	bl	80026fc <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a2:	e00a      	b.n	80040ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040a4:	f7fe fb2a 	bl	80026fc <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e0b5      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ba:	4b3e      	ldr	r3, [pc, #248]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 80040bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1ee      	bne.n	80040a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c6:	7dfb      	ldrb	r3, [r7, #23]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d105      	bne.n	80040d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040cc:	4b39      	ldr	r3, [pc, #228]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 80040ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d0:	4a38      	ldr	r2, [pc, #224]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 80040d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80a1 	beq.w	8004224 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040e2:	4b34      	ldr	r3, [pc, #208]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 030c 	and.w	r3, r3, #12
 80040ea:	2b08      	cmp	r3, #8
 80040ec:	d05c      	beq.n	80041a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d141      	bne.n	800417a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f6:	4b31      	ldr	r3, [pc, #196]	; (80041bc <HAL_RCC_OscConfig+0x478>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fc:	f7fe fafe 	bl	80026fc <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004104:	f7fe fafa 	bl	80026fc <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e087      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004116:	4b27      	ldr	r3, [pc, #156]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f0      	bne.n	8004104 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004130:	019b      	lsls	r3, r3, #6
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004138:	085b      	lsrs	r3, r3, #1
 800413a:	3b01      	subs	r3, #1
 800413c:	041b      	lsls	r3, r3, #16
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	061b      	lsls	r3, r3, #24
 8004146:	491b      	ldr	r1, [pc, #108]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 8004148:	4313      	orrs	r3, r2
 800414a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800414c:	4b1b      	ldr	r3, [pc, #108]	; (80041bc <HAL_RCC_OscConfig+0x478>)
 800414e:	2201      	movs	r2, #1
 8004150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004152:	f7fe fad3 	bl	80026fc <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800415a:	f7fe facf 	bl	80026fc <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e05c      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800416c:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x416>
 8004178:	e054      	b.n	8004224 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800417a:	4b10      	ldr	r3, [pc, #64]	; (80041bc <HAL_RCC_OscConfig+0x478>)
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004180:	f7fe fabc 	bl	80026fc <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004188:	f7fe fab8 	bl	80026fc <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e045      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419a:	4b06      	ldr	r3, [pc, #24]	; (80041b4 <HAL_RCC_OscConfig+0x470>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1f0      	bne.n	8004188 <HAL_RCC_OscConfig+0x444>
 80041a6:	e03d      	b.n	8004224 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d107      	bne.n	80041c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e038      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
 80041b4:	40023800 	.word	0x40023800
 80041b8:	40007000 	.word	0x40007000
 80041bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041c0:	4b1b      	ldr	r3, [pc, #108]	; (8004230 <HAL_RCC_OscConfig+0x4ec>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d028      	beq.n	8004220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041d8:	429a      	cmp	r2, r3
 80041da:	d121      	bne.n	8004220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d11a      	bne.n	8004220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041f0:	4013      	ands	r3, r2
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d111      	bne.n	8004220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004206:	085b      	lsrs	r3, r3, #1
 8004208:	3b01      	subs	r3, #1
 800420a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800420c:	429a      	cmp	r2, r3
 800420e:	d107      	bne.n	8004220 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e000      	b.n	8004226 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40023800 	.word	0x40023800

08004234 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0cc      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004248:	4b68      	ldr	r3, [pc, #416]	; (80043ec <HAL_RCC_ClockConfig+0x1b8>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d90c      	bls.n	8004270 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004256:	4b65      	ldr	r3, [pc, #404]	; (80043ec <HAL_RCC_ClockConfig+0x1b8>)
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800425e:	4b63      	ldr	r3, [pc, #396]	; (80043ec <HAL_RCC_ClockConfig+0x1b8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	429a      	cmp	r2, r3
 800426a:	d001      	beq.n	8004270 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e0b8      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d020      	beq.n	80042be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b00      	cmp	r3, #0
 8004286:	d005      	beq.n	8004294 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004288:	4b59      	ldr	r3, [pc, #356]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	4a58      	ldr	r2, [pc, #352]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 800428e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004292:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042a0:	4b53      	ldr	r3, [pc, #332]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	4a52      	ldr	r2, [pc, #328]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ac:	4b50      	ldr	r3, [pc, #320]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	494d      	ldr	r1, [pc, #308]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d044      	beq.n	8004354 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d107      	bne.n	80042e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042d2:	4b47      	ldr	r3, [pc, #284]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d119      	bne.n	8004312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e07f      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d003      	beq.n	80042f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	d107      	bne.n	8004302 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f2:	4b3f      	ldr	r3, [pc, #252]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d109      	bne.n	8004312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e06f      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004302:	4b3b      	ldr	r3, [pc, #236]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e067      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004312:	4b37      	ldr	r3, [pc, #220]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f023 0203 	bic.w	r2, r3, #3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	4934      	ldr	r1, [pc, #208]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004320:	4313      	orrs	r3, r2
 8004322:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004324:	f7fe f9ea 	bl	80026fc <HAL_GetTick>
 8004328:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800432a:	e00a      	b.n	8004342 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800432c:	f7fe f9e6 	bl	80026fc <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	f241 3288 	movw	r2, #5000	; 0x1388
 800433a:	4293      	cmp	r3, r2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e04f      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004342:	4b2b      	ldr	r3, [pc, #172]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f003 020c 	and.w	r2, r3, #12
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	429a      	cmp	r2, r3
 8004352:	d1eb      	bne.n	800432c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004354:	4b25      	ldr	r3, [pc, #148]	; (80043ec <HAL_RCC_ClockConfig+0x1b8>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d20c      	bcs.n	800437c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004362:	4b22      	ldr	r3, [pc, #136]	; (80043ec <HAL_RCC_ClockConfig+0x1b8>)
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	b2d2      	uxtb	r2, r2
 8004368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800436a:	4b20      	ldr	r3, [pc, #128]	; (80043ec <HAL_RCC_ClockConfig+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d001      	beq.n	800437c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e032      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004388:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	4916      	ldr	r1, [pc, #88]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004396:	4313      	orrs	r3, r2
 8004398:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d009      	beq.n	80043ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043a6:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	490e      	ldr	r1, [pc, #56]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043ba:	f000 f821 	bl	8004400 <HAL_RCC_GetSysClockFreq>
 80043be:	4602      	mov	r2, r0
 80043c0:	4b0b      	ldr	r3, [pc, #44]	; (80043f0 <HAL_RCC_ClockConfig+0x1bc>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	091b      	lsrs	r3, r3, #4
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	490a      	ldr	r1, [pc, #40]	; (80043f4 <HAL_RCC_ClockConfig+0x1c0>)
 80043cc:	5ccb      	ldrb	r3, [r1, r3]
 80043ce:	fa22 f303 	lsr.w	r3, r2, r3
 80043d2:	4a09      	ldr	r2, [pc, #36]	; (80043f8 <HAL_RCC_ClockConfig+0x1c4>)
 80043d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043d6:	4b09      	ldr	r3, [pc, #36]	; (80043fc <HAL_RCC_ClockConfig+0x1c8>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fe f94a 	bl	8002674 <HAL_InitTick>

  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	40023c00 	.word	0x40023c00
 80043f0:	40023800 	.word	0x40023800
 80043f4:	08009344 	.word	0x08009344
 80043f8:	20000064 	.word	0x20000064
 80043fc:	20000068 	.word	0x20000068

08004400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004404:	b094      	sub	sp, #80	; 0x50
 8004406:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	647b      	str	r3, [r7, #68]	; 0x44
 800440c:	2300      	movs	r3, #0
 800440e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004410:	2300      	movs	r3, #0
 8004412:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004418:	4b79      	ldr	r3, [pc, #484]	; (8004600 <HAL_RCC_GetSysClockFreq+0x200>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 030c 	and.w	r3, r3, #12
 8004420:	2b08      	cmp	r3, #8
 8004422:	d00d      	beq.n	8004440 <HAL_RCC_GetSysClockFreq+0x40>
 8004424:	2b08      	cmp	r3, #8
 8004426:	f200 80e1 	bhi.w	80045ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800442a:	2b00      	cmp	r3, #0
 800442c:	d002      	beq.n	8004434 <HAL_RCC_GetSysClockFreq+0x34>
 800442e:	2b04      	cmp	r3, #4
 8004430:	d003      	beq.n	800443a <HAL_RCC_GetSysClockFreq+0x3a>
 8004432:	e0db      	b.n	80045ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004434:	4b73      	ldr	r3, [pc, #460]	; (8004604 <HAL_RCC_GetSysClockFreq+0x204>)
 8004436:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004438:	e0db      	b.n	80045f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800443a:	4b73      	ldr	r3, [pc, #460]	; (8004608 <HAL_RCC_GetSysClockFreq+0x208>)
 800443c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800443e:	e0d8      	b.n	80045f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004440:	4b6f      	ldr	r3, [pc, #444]	; (8004600 <HAL_RCC_GetSysClockFreq+0x200>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004448:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800444a:	4b6d      	ldr	r3, [pc, #436]	; (8004600 <HAL_RCC_GetSysClockFreq+0x200>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d063      	beq.n	800451e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004456:	4b6a      	ldr	r3, [pc, #424]	; (8004600 <HAL_RCC_GetSysClockFreq+0x200>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	099b      	lsrs	r3, r3, #6
 800445c:	2200      	movs	r2, #0
 800445e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004460:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004468:	633b      	str	r3, [r7, #48]	; 0x30
 800446a:	2300      	movs	r3, #0
 800446c:	637b      	str	r3, [r7, #52]	; 0x34
 800446e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004472:	4622      	mov	r2, r4
 8004474:	462b      	mov	r3, r5
 8004476:	f04f 0000 	mov.w	r0, #0
 800447a:	f04f 0100 	mov.w	r1, #0
 800447e:	0159      	lsls	r1, r3, #5
 8004480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004484:	0150      	lsls	r0, r2, #5
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	4621      	mov	r1, r4
 800448c:	1a51      	subs	r1, r2, r1
 800448e:	6139      	str	r1, [r7, #16]
 8004490:	4629      	mov	r1, r5
 8004492:	eb63 0301 	sbc.w	r3, r3, r1
 8004496:	617b      	str	r3, [r7, #20]
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	f04f 0300 	mov.w	r3, #0
 80044a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044a4:	4659      	mov	r1, fp
 80044a6:	018b      	lsls	r3, r1, #6
 80044a8:	4651      	mov	r1, sl
 80044aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044ae:	4651      	mov	r1, sl
 80044b0:	018a      	lsls	r2, r1, #6
 80044b2:	4651      	mov	r1, sl
 80044b4:	ebb2 0801 	subs.w	r8, r2, r1
 80044b8:	4659      	mov	r1, fp
 80044ba:	eb63 0901 	sbc.w	r9, r3, r1
 80044be:	f04f 0200 	mov.w	r2, #0
 80044c2:	f04f 0300 	mov.w	r3, #0
 80044c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044d2:	4690      	mov	r8, r2
 80044d4:	4699      	mov	r9, r3
 80044d6:	4623      	mov	r3, r4
 80044d8:	eb18 0303 	adds.w	r3, r8, r3
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	462b      	mov	r3, r5
 80044e0:	eb49 0303 	adc.w	r3, r9, r3
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	f04f 0300 	mov.w	r3, #0
 80044ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80044f2:	4629      	mov	r1, r5
 80044f4:	024b      	lsls	r3, r1, #9
 80044f6:	4621      	mov	r1, r4
 80044f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044fc:	4621      	mov	r1, r4
 80044fe:	024a      	lsls	r2, r1, #9
 8004500:	4610      	mov	r0, r2
 8004502:	4619      	mov	r1, r3
 8004504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004506:	2200      	movs	r2, #0
 8004508:	62bb      	str	r3, [r7, #40]	; 0x28
 800450a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800450c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004510:	f7fc fb4a 	bl	8000ba8 <__aeabi_uldivmod>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	4613      	mov	r3, r2
 800451a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800451c:	e058      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800451e:	4b38      	ldr	r3, [pc, #224]	; (8004600 <HAL_RCC_GetSysClockFreq+0x200>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	099b      	lsrs	r3, r3, #6
 8004524:	2200      	movs	r2, #0
 8004526:	4618      	mov	r0, r3
 8004528:	4611      	mov	r1, r2
 800452a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800452e:	623b      	str	r3, [r7, #32]
 8004530:	2300      	movs	r3, #0
 8004532:	627b      	str	r3, [r7, #36]	; 0x24
 8004534:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004538:	4642      	mov	r2, r8
 800453a:	464b      	mov	r3, r9
 800453c:	f04f 0000 	mov.w	r0, #0
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	0159      	lsls	r1, r3, #5
 8004546:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800454a:	0150      	lsls	r0, r2, #5
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	4641      	mov	r1, r8
 8004552:	ebb2 0a01 	subs.w	sl, r2, r1
 8004556:	4649      	mov	r1, r9
 8004558:	eb63 0b01 	sbc.w	fp, r3, r1
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004568:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800456c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004570:	ebb2 040a 	subs.w	r4, r2, sl
 8004574:	eb63 050b 	sbc.w	r5, r3, fp
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	00eb      	lsls	r3, r5, #3
 8004582:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004586:	00e2      	lsls	r2, r4, #3
 8004588:	4614      	mov	r4, r2
 800458a:	461d      	mov	r5, r3
 800458c:	4643      	mov	r3, r8
 800458e:	18e3      	adds	r3, r4, r3
 8004590:	603b      	str	r3, [r7, #0]
 8004592:	464b      	mov	r3, r9
 8004594:	eb45 0303 	adc.w	r3, r5, r3
 8004598:	607b      	str	r3, [r7, #4]
 800459a:	f04f 0200 	mov.w	r2, #0
 800459e:	f04f 0300 	mov.w	r3, #0
 80045a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045a6:	4629      	mov	r1, r5
 80045a8:	028b      	lsls	r3, r1, #10
 80045aa:	4621      	mov	r1, r4
 80045ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045b0:	4621      	mov	r1, r4
 80045b2:	028a      	lsls	r2, r1, #10
 80045b4:	4610      	mov	r0, r2
 80045b6:	4619      	mov	r1, r3
 80045b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045ba:	2200      	movs	r2, #0
 80045bc:	61bb      	str	r3, [r7, #24]
 80045be:	61fa      	str	r2, [r7, #28]
 80045c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045c4:	f7fc faf0 	bl	8000ba8 <__aeabi_uldivmod>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4613      	mov	r3, r2
 80045ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045d0:	4b0b      	ldr	r3, [pc, #44]	; (8004600 <HAL_RCC_GetSysClockFreq+0x200>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	0c1b      	lsrs	r3, r3, #16
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	3301      	adds	r3, #1
 80045dc:	005b      	lsls	r3, r3, #1
 80045de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80045e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80045e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045ea:	e002      	b.n	80045f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045ec:	4b05      	ldr	r3, [pc, #20]	; (8004604 <HAL_RCC_GetSysClockFreq+0x204>)
 80045ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3750      	adds	r7, #80	; 0x50
 80045f8:	46bd      	mov	sp, r7
 80045fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045fe:	bf00      	nop
 8004600:	40023800 	.word	0x40023800
 8004604:	00f42400 	.word	0x00f42400
 8004608:	007a1200 	.word	0x007a1200

0800460c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800460c:	b480      	push	{r7}
 800460e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004610:	4b03      	ldr	r3, [pc, #12]	; (8004620 <HAL_RCC_GetHCLKFreq+0x14>)
 8004612:	681b      	ldr	r3, [r3, #0]
}
 8004614:	4618      	mov	r0, r3
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	20000064 	.word	0x20000064

08004624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004628:	f7ff fff0 	bl	800460c <HAL_RCC_GetHCLKFreq>
 800462c:	4602      	mov	r2, r0
 800462e:	4b05      	ldr	r3, [pc, #20]	; (8004644 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	0a9b      	lsrs	r3, r3, #10
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	4903      	ldr	r1, [pc, #12]	; (8004648 <HAL_RCC_GetPCLK1Freq+0x24>)
 800463a:	5ccb      	ldrb	r3, [r1, r3]
 800463c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004640:	4618      	mov	r0, r3
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40023800 	.word	0x40023800
 8004648:	08009354 	.word	0x08009354

0800464c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004650:	f7ff ffdc 	bl	800460c <HAL_RCC_GetHCLKFreq>
 8004654:	4602      	mov	r2, r0
 8004656:	4b05      	ldr	r3, [pc, #20]	; (800466c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	0b5b      	lsrs	r3, r3, #13
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	4903      	ldr	r1, [pc, #12]	; (8004670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004662:	5ccb      	ldrb	r3, [r1, r3]
 8004664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004668:	4618      	mov	r0, r3
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40023800 	.word	0x40023800
 8004670:	08009354 	.word	0x08009354

08004674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e041      	b.n	800470a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd fcb4 	bl	8002008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3304      	adds	r3, #4
 80046b0:	4619      	mov	r1, r3
 80046b2:	4610      	mov	r0, r2
 80046b4:	f000 fbb2 	bl	8004e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b01      	cmp	r3, #1
 8004726:	d001      	beq.n	800472c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e04e      	b.n	80047ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2202      	movs	r2, #2
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a23      	ldr	r2, [pc, #140]	; (80047d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d022      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004756:	d01d      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a1f      	ldr	r2, [pc, #124]	; (80047dc <HAL_TIM_Base_Start_IT+0xc8>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d018      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a1e      	ldr	r2, [pc, #120]	; (80047e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d013      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a1c      	ldr	r2, [pc, #112]	; (80047e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d00e      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a1b      	ldr	r2, [pc, #108]	; (80047e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d009      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a19      	ldr	r2, [pc, #100]	; (80047ec <HAL_TIM_Base_Start_IT+0xd8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d004      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x80>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a18      	ldr	r2, [pc, #96]	; (80047f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d111      	bne.n	80047b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b06      	cmp	r3, #6
 80047a4:	d010      	beq.n	80047c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f042 0201 	orr.w	r2, r2, #1
 80047b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b6:	e007      	b.n	80047c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f042 0201 	orr.w	r2, r2, #1
 80047c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	40010000 	.word	0x40010000
 80047dc:	40000400 	.word	0x40000400
 80047e0:	40000800 	.word	0x40000800
 80047e4:	40000c00 	.word	0x40000c00
 80047e8:	40010400 	.word	0x40010400
 80047ec:	40014000 	.word	0x40014000
 80047f0:	40001800 	.word	0x40001800

080047f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e041      	b.n	800488a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d106      	bne.n	8004820 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f839 	bl	8004892 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2202      	movs	r2, #2
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	3304      	adds	r3, #4
 8004830:	4619      	mov	r1, r3
 8004832:	4610      	mov	r0, r2
 8004834:	f000 faf2 	bl	8004e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048a6:	b580      	push	{r7, lr}
 80048a8:	b082      	sub	sp, #8
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d122      	bne.n	8004902 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d11b      	bne.n	8004902 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f06f 0202 	mvn.w	r2, #2
 80048d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	f003 0303 	and.w	r3, r3, #3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d003      	beq.n	80048f0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 fa78 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 80048ee:	e005      	b.n	80048fc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 fa6a 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 fa7b 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	f003 0304 	and.w	r3, r3, #4
 800490c:	2b04      	cmp	r3, #4
 800490e:	d122      	bne.n	8004956 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	f003 0304 	and.w	r3, r3, #4
 800491a:	2b04      	cmp	r3, #4
 800491c:	d11b      	bne.n	8004956 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f06f 0204 	mvn.w	r2, #4
 8004926:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004938:	2b00      	cmp	r3, #0
 800493a:	d003      	beq.n	8004944 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 fa4e 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 8004942:	e005      	b.n	8004950 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 fa40 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 fa51 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	f003 0308 	and.w	r3, r3, #8
 8004960:	2b08      	cmp	r3, #8
 8004962:	d122      	bne.n	80049aa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	f003 0308 	and.w	r3, r3, #8
 800496e:	2b08      	cmp	r3, #8
 8004970:	d11b      	bne.n	80049aa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f06f 0208 	mvn.w	r2, #8
 800497a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2204      	movs	r2, #4
 8004980:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69db      	ldr	r3, [r3, #28]
 8004988:	f003 0303 	and.w	r3, r3, #3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 fa24 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 8004996:	e005      	b.n	80049a4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 fa16 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 fa27 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f003 0310 	and.w	r3, r3, #16
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d122      	bne.n	80049fe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f003 0310 	and.w	r3, r3, #16
 80049c2:	2b10      	cmp	r3, #16
 80049c4:	d11b      	bne.n	80049fe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f06f 0210 	mvn.w	r2, #16
 80049ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2208      	movs	r2, #8
 80049d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 f9fa 	bl	8004dde <HAL_TIM_IC_CaptureCallback>
 80049ea:	e005      	b.n	80049f8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f9ec 	bl	8004dca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 f9fd 	bl	8004df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d10e      	bne.n	8004a2a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d107      	bne.n	8004a2a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f06f 0201 	mvn.w	r2, #1
 8004a22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f7fc fcdb 	bl	80013e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a34:	2b80      	cmp	r3, #128	; 0x80
 8004a36:	d10e      	bne.n	8004a56 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a42:	2b80      	cmp	r3, #128	; 0x80
 8004a44:	d107      	bne.n	8004a56 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 fd53 	bl	80054fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a60:	2b40      	cmp	r3, #64	; 0x40
 8004a62:	d10e      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a6e:	2b40      	cmp	r3, #64	; 0x40
 8004a70:	d107      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f9c2 	bl	8004e06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	f003 0320 	and.w	r3, r3, #32
 8004a8c:	2b20      	cmp	r3, #32
 8004a8e:	d10e      	bne.n	8004aae <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b20      	cmp	r3, #32
 8004a9c:	d107      	bne.n	8004aae <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f06f 0220 	mvn.w	r2, #32
 8004aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f000 fd1d 	bl	80054e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004aae:	bf00      	nop
 8004ab0:	3708      	adds	r7, #8
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d101      	bne.n	8004ad6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	e0ae      	b.n	8004c34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b0c      	cmp	r3, #12
 8004ae2:	f200 809f 	bhi.w	8004c24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ae6:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004b21 	.word	0x08004b21
 8004af0:	08004c25 	.word	0x08004c25
 8004af4:	08004c25 	.word	0x08004c25
 8004af8:	08004c25 	.word	0x08004c25
 8004afc:	08004b61 	.word	0x08004b61
 8004b00:	08004c25 	.word	0x08004c25
 8004b04:	08004c25 	.word	0x08004c25
 8004b08:	08004c25 	.word	0x08004c25
 8004b0c:	08004ba3 	.word	0x08004ba3
 8004b10:	08004c25 	.word	0x08004c25
 8004b14:	08004c25 	.word	0x08004c25
 8004b18:	08004c25 	.word	0x08004c25
 8004b1c:	08004be3 	.word	0x08004be3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68b9      	ldr	r1, [r7, #8]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fa18 	bl	8004f5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0208 	orr.w	r2, r2, #8
 8004b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0204 	bic.w	r2, r2, #4
 8004b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6999      	ldr	r1, [r3, #24]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	619a      	str	r2, [r3, #24]
      break;
 8004b5e:	e064      	b.n	8004c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fa68 	bl	800503c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	699a      	ldr	r2, [r3, #24]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699a      	ldr	r2, [r3, #24]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6999      	ldr	r1, [r3, #24]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	021a      	lsls	r2, r3, #8
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	619a      	str	r2, [r3, #24]
      break;
 8004ba0:	e043      	b.n	8004c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68b9      	ldr	r1, [r7, #8]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 fabd 	bl	8005128 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69da      	ldr	r2, [r3, #28]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f042 0208 	orr.w	r2, r2, #8
 8004bbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	69da      	ldr	r2, [r3, #28]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0204 	bic.w	r2, r2, #4
 8004bcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	69d9      	ldr	r1, [r3, #28]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	691a      	ldr	r2, [r3, #16]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	61da      	str	r2, [r3, #28]
      break;
 8004be0:	e023      	b.n	8004c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68b9      	ldr	r1, [r7, #8]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f000 fb11 	bl	8005210 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	69da      	ldr	r2, [r3, #28]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69da      	ldr	r2, [r3, #28]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69d9      	ldr	r1, [r3, #28]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	021a      	lsls	r2, r3, #8
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	61da      	str	r2, [r3, #28]
      break;
 8004c22:	e002      	b.n	8004c2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	75fb      	strb	r3, [r7, #23]
      break;
 8004c28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c46:	2300      	movs	r3, #0
 8004c48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_TIM_ConfigClockSource+0x1c>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e0b4      	b.n	8004dc2 <HAL_TIM_ConfigClockSource+0x186>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c90:	d03e      	beq.n	8004d10 <HAL_TIM_ConfigClockSource+0xd4>
 8004c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c96:	f200 8087 	bhi.w	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c9e:	f000 8086 	beq.w	8004dae <HAL_TIM_ConfigClockSource+0x172>
 8004ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ca6:	d87f      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b70      	cmp	r3, #112	; 0x70
 8004caa:	d01a      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0xa6>
 8004cac:	2b70      	cmp	r3, #112	; 0x70
 8004cae:	d87b      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b60      	cmp	r3, #96	; 0x60
 8004cb2:	d050      	beq.n	8004d56 <HAL_TIM_ConfigClockSource+0x11a>
 8004cb4:	2b60      	cmp	r3, #96	; 0x60
 8004cb6:	d877      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b50      	cmp	r3, #80	; 0x50
 8004cba:	d03c      	beq.n	8004d36 <HAL_TIM_ConfigClockSource+0xfa>
 8004cbc:	2b50      	cmp	r3, #80	; 0x50
 8004cbe:	d873      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b40      	cmp	r3, #64	; 0x40
 8004cc2:	d058      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x13a>
 8004cc4:	2b40      	cmp	r3, #64	; 0x40
 8004cc6:	d86f      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc8:	2b30      	cmp	r3, #48	; 0x30
 8004cca:	d064      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ccc:	2b30      	cmp	r3, #48	; 0x30
 8004cce:	d86b      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d060      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	d867      	bhi.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d05c      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004cdc:	2b10      	cmp	r3, #16
 8004cde:	d05a      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ce0:	e062      	b.n	8004da8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6899      	ldr	r1, [r3, #8]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f000 fb5d 	bl	80053b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	609a      	str	r2, [r3, #8]
      break;
 8004d0e:	e04f      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6818      	ldr	r0, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	6899      	ldr	r1, [r3, #8]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	f000 fb46 	bl	80053b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d32:	609a      	str	r2, [r3, #8]
      break;
 8004d34:	e03c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	6859      	ldr	r1, [r3, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f000 faba 	bl	80052bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2150      	movs	r1, #80	; 0x50
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fb13 	bl	800537a <TIM_ITRx_SetConfig>
      break;
 8004d54:	e02c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6818      	ldr	r0, [r3, #0]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	6859      	ldr	r1, [r3, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	461a      	mov	r2, r3
 8004d64:	f000 fad9 	bl	800531a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2160      	movs	r1, #96	; 0x60
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fb03 	bl	800537a <TIM_ITRx_SetConfig>
      break;
 8004d74:	e01c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6818      	ldr	r0, [r3, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	6859      	ldr	r1, [r3, #4]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	461a      	mov	r2, r3
 8004d84:	f000 fa9a 	bl	80052bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2140      	movs	r1, #64	; 0x40
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f000 faf3 	bl	800537a <TIM_ITRx_SetConfig>
      break;
 8004d94:	e00c      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4610      	mov	r0, r2
 8004da2:	f000 faea 	bl	800537a <TIM_ITRx_SetConfig>
      break;
 8004da6:	e003      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	73fb      	strb	r3, [r7, #15]
      break;
 8004dac:	e000      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
	...

08004e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a40      	ldr	r2, [pc, #256]	; (8004f30 <TIM_Base_SetConfig+0x114>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d013      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e3a:	d00f      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a3d      	ldr	r2, [pc, #244]	; (8004f34 <TIM_Base_SetConfig+0x118>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d00b      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a3c      	ldr	r2, [pc, #240]	; (8004f38 <TIM_Base_SetConfig+0x11c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d007      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a3b      	ldr	r2, [pc, #236]	; (8004f3c <TIM_Base_SetConfig+0x120>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d003      	beq.n	8004e5c <TIM_Base_SetConfig+0x40>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a3a      	ldr	r2, [pc, #232]	; (8004f40 <TIM_Base_SetConfig+0x124>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d108      	bne.n	8004e6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a2f      	ldr	r2, [pc, #188]	; (8004f30 <TIM_Base_SetConfig+0x114>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d02b      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e7c:	d027      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a2c      	ldr	r2, [pc, #176]	; (8004f34 <TIM_Base_SetConfig+0x118>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d023      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2b      	ldr	r2, [pc, #172]	; (8004f38 <TIM_Base_SetConfig+0x11c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d01f      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2a      	ldr	r2, [pc, #168]	; (8004f3c <TIM_Base_SetConfig+0x120>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d01b      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a29      	ldr	r2, [pc, #164]	; (8004f40 <TIM_Base_SetConfig+0x124>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d017      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a28      	ldr	r2, [pc, #160]	; (8004f44 <TIM_Base_SetConfig+0x128>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d013      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a27      	ldr	r2, [pc, #156]	; (8004f48 <TIM_Base_SetConfig+0x12c>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d00f      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <TIM_Base_SetConfig+0x130>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00b      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a25      	ldr	r2, [pc, #148]	; (8004f50 <TIM_Base_SetConfig+0x134>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d007      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a24      	ldr	r2, [pc, #144]	; (8004f54 <TIM_Base_SetConfig+0x138>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d003      	beq.n	8004ece <TIM_Base_SetConfig+0xb2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a23      	ldr	r2, [pc, #140]	; (8004f58 <TIM_Base_SetConfig+0x13c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d108      	bne.n	8004ee0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a0a      	ldr	r2, [pc, #40]	; (8004f30 <TIM_Base_SetConfig+0x114>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d003      	beq.n	8004f14 <TIM_Base_SetConfig+0xf8>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a0c      	ldr	r2, [pc, #48]	; (8004f40 <TIM_Base_SetConfig+0x124>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d103      	bne.n	8004f1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	615a      	str	r2, [r3, #20]
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	40010000 	.word	0x40010000
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800
 8004f3c:	40000c00 	.word	0x40000c00
 8004f40:	40010400 	.word	0x40010400
 8004f44:	40014000 	.word	0x40014000
 8004f48:	40014400 	.word	0x40014400
 8004f4c:	40014800 	.word	0x40014800
 8004f50:	40001800 	.word	0x40001800
 8004f54:	40001c00 	.word	0x40001c00
 8004f58:	40002000 	.word	0x40002000

08004f5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	f023 0201 	bic.w	r2, r3, #1
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f023 0303 	bic.w	r3, r3, #3
 8004f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f023 0302 	bic.w	r3, r3, #2
 8004fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a20      	ldr	r2, [pc, #128]	; (8005034 <TIM_OC1_SetConfig+0xd8>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d003      	beq.n	8004fc0 <TIM_OC1_SetConfig+0x64>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a1f      	ldr	r2, [pc, #124]	; (8005038 <TIM_OC1_SetConfig+0xdc>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d10c      	bne.n	8004fda <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f023 0308 	bic.w	r3, r3, #8
 8004fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f023 0304 	bic.w	r3, r3, #4
 8004fd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a15      	ldr	r2, [pc, #84]	; (8005034 <TIM_OC1_SetConfig+0xd8>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d003      	beq.n	8004fea <TIM_OC1_SetConfig+0x8e>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a14      	ldr	r2, [pc, #80]	; (8005038 <TIM_OC1_SetConfig+0xdc>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d111      	bne.n	800500e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ff0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ff8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685a      	ldr	r2, [r3, #4]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	621a      	str	r2, [r3, #32]
}
 8005028:	bf00      	nop
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	40010000 	.word	0x40010000
 8005038:	40010400 	.word	0x40010400

0800503c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	f023 0210 	bic.w	r2, r3, #16
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800506a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	021b      	lsls	r3, r3, #8
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	f023 0320 	bic.w	r3, r3, #32
 8005086:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a22      	ldr	r2, [pc, #136]	; (8005120 <TIM_OC2_SetConfig+0xe4>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d003      	beq.n	80050a4 <TIM_OC2_SetConfig+0x68>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a21      	ldr	r2, [pc, #132]	; (8005124 <TIM_OC2_SetConfig+0xe8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d10d      	bne.n	80050c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	011b      	lsls	r3, r3, #4
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a17      	ldr	r2, [pc, #92]	; (8005120 <TIM_OC2_SetConfig+0xe4>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d003      	beq.n	80050d0 <TIM_OC2_SetConfig+0x94>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a16      	ldr	r2, [pc, #88]	; (8005124 <TIM_OC2_SetConfig+0xe8>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d113      	bne.n	80050f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	621a      	str	r2, [r3, #32]
}
 8005112:	bf00      	nop
 8005114:	371c      	adds	r7, #28
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	40010000 	.word	0x40010000
 8005124:	40010400 	.word	0x40010400

08005128 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	69db      	ldr	r3, [r3, #28]
 800514e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0303 	bic.w	r3, r3, #3
 800515e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	021b      	lsls	r3, r3, #8
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	4313      	orrs	r3, r2
 800517c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a21      	ldr	r2, [pc, #132]	; (8005208 <TIM_OC3_SetConfig+0xe0>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d003      	beq.n	800518e <TIM_OC3_SetConfig+0x66>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a20      	ldr	r2, [pc, #128]	; (800520c <TIM_OC3_SetConfig+0xe4>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d10d      	bne.n	80051aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a16      	ldr	r2, [pc, #88]	; (8005208 <TIM_OC3_SetConfig+0xe0>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d003      	beq.n	80051ba <TIM_OC3_SetConfig+0x92>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a15      	ldr	r2, [pc, #84]	; (800520c <TIM_OC3_SetConfig+0xe4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d113      	bne.n	80051e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	011b      	lsls	r3, r3, #4
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	697a      	ldr	r2, [r7, #20]
 80051fa:	621a      	str	r2, [r3, #32]
}
 80051fc:	bf00      	nop
 80051fe:	371c      	adds	r7, #28
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	40010000 	.word	0x40010000
 800520c:	40010400 	.word	0x40010400

08005210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800523e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	021b      	lsls	r3, r3, #8
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	4313      	orrs	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800525a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	031b      	lsls	r3, r3, #12
 8005262:	693a      	ldr	r2, [r7, #16]
 8005264:	4313      	orrs	r3, r2
 8005266:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a12      	ldr	r2, [pc, #72]	; (80052b4 <TIM_OC4_SetConfig+0xa4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d003      	beq.n	8005278 <TIM_OC4_SetConfig+0x68>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a11      	ldr	r2, [pc, #68]	; (80052b8 <TIM_OC4_SetConfig+0xa8>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d109      	bne.n	800528c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800527e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	019b      	lsls	r3, r3, #6
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	4313      	orrs	r3, r2
 800528a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	621a      	str	r2, [r3, #32]
}
 80052a6:	bf00      	nop
 80052a8:	371c      	adds	r7, #28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	40010000 	.word	0x40010000
 80052b8:	40010400 	.word	0x40010400

080052bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	f023 0201 	bic.w	r2, r3, #1
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	011b      	lsls	r3, r3, #4
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f023 030a 	bic.w	r3, r3, #10
 80052f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052fa:	697a      	ldr	r2, [r7, #20]
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	621a      	str	r2, [r3, #32]
}
 800530e:	bf00      	nop
 8005310:	371c      	adds	r7, #28
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800531a:	b480      	push	{r7}
 800531c:	b087      	sub	sp, #28
 800531e:	af00      	add	r7, sp, #0
 8005320:	60f8      	str	r0, [r7, #12]
 8005322:	60b9      	str	r1, [r7, #8]
 8005324:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	f023 0210 	bic.w	r2, r3, #16
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005344:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	031b      	lsls	r3, r3, #12
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	4313      	orrs	r3, r2
 800534e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005356:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	621a      	str	r2, [r3, #32]
}
 800536e:	bf00      	nop
 8005370:	371c      	adds	r7, #28
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800537a:	b480      	push	{r7}
 800537c:	b085      	sub	sp, #20
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
 8005382:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005390:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005392:	683a      	ldr	r2, [r7, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	4313      	orrs	r3, r2
 8005398:	f043 0307 	orr.w	r3, r3, #7
 800539c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	609a      	str	r2, [r3, #8]
}
 80053a4:	bf00      	nop
 80053a6:	3714      	adds	r7, #20
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
 80053bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	021a      	lsls	r2, r3, #8
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	431a      	orrs	r2, r3
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	4313      	orrs	r3, r2
 80053dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	609a      	str	r2, [r3, #8]
}
 80053e4:	bf00      	nop
 80053e6:	371c      	adds	r7, #28
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005400:	2b01      	cmp	r3, #1
 8005402:	d101      	bne.n	8005408 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005404:	2302      	movs	r3, #2
 8005406:	e05a      	b.n	80054be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2202      	movs	r2, #2
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800542e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	4313      	orrs	r3, r2
 8005438:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a21      	ldr	r2, [pc, #132]	; (80054cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d022      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005454:	d01d      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a1d      	ldr	r2, [pc, #116]	; (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d018      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a1b      	ldr	r2, [pc, #108]	; (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d013      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a1a      	ldr	r2, [pc, #104]	; (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d00e      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a18      	ldr	r2, [pc, #96]	; (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d009      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a17      	ldr	r2, [pc, #92]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d004      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a15      	ldr	r2, [pc, #84]	; (80054e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d10c      	bne.n	80054ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005498:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	40010000 	.word	0x40010000
 80054d0:	40000400 	.word	0x40000400
 80054d4:	40000800 	.word	0x40000800
 80054d8:	40000c00 	.word	0x40000c00
 80054dc:	40010400 	.word	0x40010400
 80054e0:	40014000 	.word	0x40014000
 80054e4:	40001800 	.word	0x40001800

080054e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e03f      	b.n	80055a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7fc feea 	bl	8002310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2224      	movs	r2, #36	; 0x24
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005552:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fddf 	bl	8006118 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	691a      	ldr	r2, [r3, #16]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005568:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695a      	ldr	r2, [r3, #20]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005578:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005588:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2220      	movs	r2, #32
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b08a      	sub	sp, #40	; 0x28
 80055ae:	af02      	add	r7, sp, #8
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	603b      	str	r3, [r7, #0]
 80055b6:	4613      	mov	r3, r2
 80055b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	d17c      	bne.n	80056c4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <HAL_UART_Transmit+0x2c>
 80055d0:	88fb      	ldrh	r3, [r7, #6]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e075      	b.n	80056c6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d101      	bne.n	80055e8 <HAL_UART_Transmit+0x3e>
 80055e4:	2302      	movs	r3, #2
 80055e6:	e06e      	b.n	80056c6 <HAL_UART_Transmit+0x11c>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2221      	movs	r2, #33	; 0x21
 80055fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055fe:	f7fd f87d 	bl	80026fc <HAL_GetTick>
 8005602:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	88fa      	ldrh	r2, [r7, #6]
 8005608:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	88fa      	ldrh	r2, [r7, #6]
 800560e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005618:	d108      	bne.n	800562c <HAL_UART_Transmit+0x82>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d104      	bne.n	800562c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005622:	2300      	movs	r3, #0
 8005624:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	61bb      	str	r3, [r7, #24]
 800562a:	e003      	b.n	8005634 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005630:	2300      	movs	r3, #0
 8005632:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800563c:	e02a      	b.n	8005694 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	2200      	movs	r2, #0
 8005646:	2180      	movs	r1, #128	; 0x80
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 fb1f 	bl	8005c8c <UART_WaitOnFlagUntilTimeout>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e036      	b.n	80056c6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10b      	bne.n	8005676 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	881b      	ldrh	r3, [r3, #0]
 8005662:	461a      	mov	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800566c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	3302      	adds	r3, #2
 8005672:	61bb      	str	r3, [r7, #24]
 8005674:	e007      	b.n	8005686 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	781a      	ldrb	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	3301      	adds	r3, #1
 8005684:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005698:	b29b      	uxth	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1cf      	bne.n	800563e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	2200      	movs	r2, #0
 80056a6:	2140      	movs	r1, #64	; 0x40
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 faef 	bl	8005c8c <UART_WaitOnFlagUntilTimeout>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e006      	b.n	80056c6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056c0:	2300      	movs	r3, #0
 80056c2:	e000      	b.n	80056c6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056c4:	2302      	movs	r3, #2
  }
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3720      	adds	r7, #32
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b084      	sub	sp, #16
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	60f8      	str	r0, [r7, #12]
 80056d6:	60b9      	str	r1, [r7, #8]
 80056d8:	4613      	mov	r3, r2
 80056da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	2b20      	cmp	r3, #32
 80056e6:	d11d      	bne.n	8005724 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d002      	beq.n	80056f4 <HAL_UART_Receive_IT+0x26>
 80056ee:	88fb      	ldrh	r3, [r7, #6]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d101      	bne.n	80056f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e016      	b.n	8005726 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d101      	bne.n	8005706 <HAL_UART_Receive_IT+0x38>
 8005702:	2302      	movs	r3, #2
 8005704:	e00f      	b.n	8005726 <HAL_UART_Receive_IT+0x58>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005714:	88fb      	ldrh	r3, [r7, #6]
 8005716:	461a      	mov	r2, r3
 8005718:	68b9      	ldr	r1, [r7, #8]
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 fb24 	bl	8005d68 <UART_Start_Receive_IT>
 8005720:	4603      	mov	r3, r0
 8005722:	e000      	b.n	8005726 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005724:	2302      	movs	r3, #2
  }
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b0ba      	sub	sp, #232	; 0xe8
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005756:	2300      	movs	r3, #0
 8005758:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800575c:	2300      	movs	r3, #0
 800575e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005766:	f003 030f 	and.w	r3, r3, #15
 800576a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800576e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10f      	bne.n	8005796 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800577a:	f003 0320 	and.w	r3, r3, #32
 800577e:	2b00      	cmp	r3, #0
 8005780:	d009      	beq.n	8005796 <HAL_UART_IRQHandler+0x66>
 8005782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005786:	f003 0320 	and.w	r3, r3, #32
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 fc07 	bl	8005fa2 <UART_Receive_IT>
      return;
 8005794:	e256      	b.n	8005c44 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005796:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800579a:	2b00      	cmp	r3, #0
 800579c:	f000 80de 	beq.w	800595c <HAL_UART_IRQHandler+0x22c>
 80057a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d106      	bne.n	80057ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80d1 	beq.w	800595c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00b      	beq.n	80057de <HAL_UART_IRQHandler+0xae>
 80057c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d005      	beq.n	80057de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d6:	f043 0201 	orr.w	r2, r3, #1
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057e2:	f003 0304 	and.w	r3, r3, #4
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00b      	beq.n	8005802 <HAL_UART_IRQHandler+0xd2>
 80057ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	f043 0202 	orr.w	r2, r3, #2
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00b      	beq.n	8005826 <HAL_UART_IRQHandler+0xf6>
 800580e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d005      	beq.n	8005826 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581e:	f043 0204 	orr.w	r2, r3, #4
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b00      	cmp	r3, #0
 8005830:	d011      	beq.n	8005856 <HAL_UART_IRQHandler+0x126>
 8005832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005836:	f003 0320 	and.w	r3, r3, #32
 800583a:	2b00      	cmp	r3, #0
 800583c:	d105      	bne.n	800584a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800583e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d005      	beq.n	8005856 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584e:	f043 0208 	orr.w	r2, r3, #8
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 81ed 	beq.w	8005c3a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005864:	f003 0320 	and.w	r3, r3, #32
 8005868:	2b00      	cmp	r3, #0
 800586a:	d008      	beq.n	800587e <HAL_UART_IRQHandler+0x14e>
 800586c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b00      	cmp	r3, #0
 8005876:	d002      	beq.n	800587e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 fb92 	bl	8005fa2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005888:	2b40      	cmp	r3, #64	; 0x40
 800588a:	bf0c      	ite	eq
 800588c:	2301      	moveq	r3, #1
 800588e:	2300      	movne	r3, #0
 8005890:	b2db      	uxtb	r3, r3
 8005892:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	f003 0308 	and.w	r3, r3, #8
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d103      	bne.n	80058aa <HAL_UART_IRQHandler+0x17a>
 80058a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d04f      	beq.n	800594a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 fa9a 	bl	8005de4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ba:	2b40      	cmp	r3, #64	; 0x40
 80058bc:	d141      	bne.n	8005942 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3314      	adds	r3, #20
 80058c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058cc:	e853 3f00 	ldrex	r3, [r3]
 80058d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80058d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3314      	adds	r3, #20
 80058e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80058ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80058ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80058f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80058fa:	e841 2300 	strex	r3, r2, [r1]
 80058fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1d9      	bne.n	80058be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800590e:	2b00      	cmp	r3, #0
 8005910:	d013      	beq.n	800593a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005916:	4a7d      	ldr	r2, [pc, #500]	; (8005b0c <HAL_UART_IRQHandler+0x3dc>)
 8005918:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591e:	4618      	mov	r0, r3
 8005920:	f7fd fdb6 	bl	8003490 <HAL_DMA_Abort_IT>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d016      	beq.n	8005958 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005934:	4610      	mov	r0, r2
 8005936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	e00e      	b.n	8005958 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f990 	bl	8005c60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005940:	e00a      	b.n	8005958 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f98c 	bl	8005c60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	e006      	b.n	8005958 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f988 	bl	8005c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005956:	e170      	b.n	8005c3a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005958:	bf00      	nop
    return;
 800595a:	e16e      	b.n	8005c3a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005960:	2b01      	cmp	r3, #1
 8005962:	f040 814a 	bne.w	8005bfa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800596a:	f003 0310 	and.w	r3, r3, #16
 800596e:	2b00      	cmp	r3, #0
 8005970:	f000 8143 	beq.w	8005bfa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005978:	f003 0310 	and.w	r3, r3, #16
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 813c 	beq.w	8005bfa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005982:	2300      	movs	r3, #0
 8005984:	60bb      	str	r3, [r7, #8]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	60bb      	str	r3, [r7, #8]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	60bb      	str	r3, [r7, #8]
 8005996:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	f040 80b4 	bne.w	8005b10 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 8140 	beq.w	8005c3e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059c6:	429a      	cmp	r2, r3
 80059c8:	f080 8139 	bcs.w	8005c3e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059de:	f000 8088 	beq.w	8005af2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	330c      	adds	r3, #12
 80059e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80059f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80059fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	330c      	adds	r3, #12
 8005a0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1d9      	bne.n	80059e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3314      	adds	r3, #20
 8005a34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a40:	f023 0301 	bic.w	r3, r3, #1
 8005a44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3314      	adds	r3, #20
 8005a4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a5e:	e841 2300 	strex	r3, r2, [r1]
 8005a62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005a64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1e1      	bne.n	8005a2e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3314      	adds	r3, #20
 8005a70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a74:	e853 3f00 	ldrex	r3, [r3]
 8005a78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005a7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3314      	adds	r3, #20
 8005a8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005a8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005a94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a96:	e841 2300 	strex	r3, r2, [r1]
 8005a9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005a9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1e3      	bne.n	8005a6a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	330c      	adds	r3, #12
 8005ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aba:	e853 3f00 	ldrex	r3, [r3]
 8005abe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac2:	f023 0310 	bic.w	r3, r3, #16
 8005ac6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	330c      	adds	r3, #12
 8005ad0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005ad4:	65ba      	str	r2, [r7, #88]	; 0x58
 8005ad6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ada:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005adc:	e841 2300 	strex	r3, r2, [r1]
 8005ae0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1e3      	bne.n	8005ab0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7fd fc5f 	bl	80033b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	4619      	mov	r1, r3
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f8b6 	bl	8005c74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b08:	e099      	b.n	8005c3e <HAL_UART_IRQHandler+0x50e>
 8005b0a:	bf00      	nop
 8005b0c:	08005eab 	.word	0x08005eab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 808b 	beq.w	8005c42 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 8086 	beq.w	8005c42 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	330c      	adds	r3, #12
 8005b3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	330c      	adds	r3, #12
 8005b56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005b5a:	647a      	str	r2, [r7, #68]	; 0x44
 8005b5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e3      	bne.n	8005b36 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3314      	adds	r3, #20
 8005b74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	623b      	str	r3, [r7, #32]
   return(result);
 8005b7e:	6a3b      	ldr	r3, [r7, #32]
 8005b80:	f023 0301 	bic.w	r3, r3, #1
 8005b84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3314      	adds	r3, #20
 8005b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005b92:	633a      	str	r2, [r7, #48]	; 0x30
 8005b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b9a:	e841 2300 	strex	r3, r2, [r1]
 8005b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1e3      	bne.n	8005b6e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	330c      	adds	r3, #12
 8005bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0310 	bic.w	r3, r3, #16
 8005bca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005bd8:	61fa      	str	r2, [r7, #28]
 8005bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	69b9      	ldr	r1, [r7, #24]
 8005bde:	69fa      	ldr	r2, [r7, #28]
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	617b      	str	r3, [r7, #20]
   return(result);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e3      	bne.n	8005bb4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f83e 	bl	8005c74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005bf8:	e023      	b.n	8005c42 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d009      	beq.n	8005c1a <HAL_UART_IRQHandler+0x4ea>
 8005c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f95d 	bl	8005ed2 <UART_Transmit_IT>
    return;
 8005c18:	e014      	b.n	8005c44 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00e      	beq.n	8005c44 <HAL_UART_IRQHandler+0x514>
 8005c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d008      	beq.n	8005c44 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f99d 	bl	8005f72 <UART_EndTransmit_IT>
    return;
 8005c38:	e004      	b.n	8005c44 <HAL_UART_IRQHandler+0x514>
    return;
 8005c3a:	bf00      	nop
 8005c3c:	e002      	b.n	8005c44 <HAL_UART_IRQHandler+0x514>
      return;
 8005c3e:	bf00      	nop
 8005c40:	e000      	b.n	8005c44 <HAL_UART_IRQHandler+0x514>
      return;
 8005c42:	bf00      	nop
  }
}
 8005c44:	37e8      	adds	r7, #232	; 0xe8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop

08005c4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b090      	sub	sp, #64	; 0x40
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	603b      	str	r3, [r7, #0]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c9c:	e050      	b.n	8005d40 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca4:	d04c      	beq.n	8005d40 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ca6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d007      	beq.n	8005cbc <UART_WaitOnFlagUntilTimeout+0x30>
 8005cac:	f7fc fd26 	bl	80026fc <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d241      	bcs.n	8005d40 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	330c      	adds	r3, #12
 8005cc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	330c      	adds	r3, #12
 8005cda:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cdc:	637a      	str	r2, [r7, #52]	; 0x34
 8005cde:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ce2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ce4:	e841 2300 	strex	r3, r2, [r1]
 8005ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1e5      	bne.n	8005cbc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	3314      	adds	r3, #20
 8005cf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f023 0301 	bic.w	r3, r3, #1
 8005d06:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	3314      	adds	r3, #20
 8005d0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d10:	623a      	str	r2, [r7, #32]
 8005d12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	69f9      	ldr	r1, [r7, #28]
 8005d16:	6a3a      	ldr	r2, [r7, #32]
 8005d18:	e841 2300 	strex	r3, r2, [r1]
 8005d1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1e5      	bne.n	8005cf0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e00f      	b.n	8005d60 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	bf0c      	ite	eq
 8005d50:	2301      	moveq	r3, #1
 8005d52:	2300      	movne	r3, #0
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	461a      	mov	r2, r3
 8005d58:	79fb      	ldrb	r3, [r7, #7]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d09f      	beq.n	8005c9e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3740      	adds	r7, #64	; 0x40
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	4613      	mov	r3, r2
 8005d74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	88fa      	ldrh	r2, [r7, #6]
 8005d80:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	88fa      	ldrh	r2, [r7, #6]
 8005d86:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2222      	movs	r2, #34	; 0x22
 8005d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d007      	beq.n	8005db6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005db4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695a      	ldr	r2, [r3, #20]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68da      	ldr	r2, [r3, #12]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f042 0220 	orr.w	r2, r2, #32
 8005dd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b095      	sub	sp, #84	; 0x54
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	330c      	adds	r3, #12
 8005df2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df6:	e853 3f00 	ldrex	r3, [r3]
 8005dfa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	330c      	adds	r3, #12
 8005e0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e0c:	643a      	str	r2, [r7, #64]	; 0x40
 8005e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e14:	e841 2300 	strex	r3, r2, [r1]
 8005e18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1e5      	bne.n	8005dec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	3314      	adds	r3, #20
 8005e26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	6a3b      	ldr	r3, [r7, #32]
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	f023 0301 	bic.w	r3, r3, #1
 8005e36:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3314      	adds	r3, #20
 8005e3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e5      	bne.n	8005e20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d119      	bne.n	8005e90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	e853 3f00 	ldrex	r3, [r3]
 8005e6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f023 0310 	bic.w	r3, r3, #16
 8005e72:	647b      	str	r3, [r7, #68]	; 0x44
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	330c      	adds	r3, #12
 8005e7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e7c:	61ba      	str	r2, [r7, #24]
 8005e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e80:	6979      	ldr	r1, [r7, #20]
 8005e82:	69ba      	ldr	r2, [r7, #24]
 8005e84:	e841 2300 	strex	r3, r2, [r1]
 8005e88:	613b      	str	r3, [r7, #16]
   return(result);
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d1e5      	bne.n	8005e5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005e9e:	bf00      	nop
 8005ea0:	3754      	adds	r7, #84	; 0x54
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b084      	sub	sp, #16
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f7ff fecb 	bl	8005c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eca:	bf00      	nop
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b085      	sub	sp, #20
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b21      	cmp	r3, #33	; 0x21
 8005ee4:	d13e      	bne.n	8005f64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eee:	d114      	bne.n	8005f1a <UART_Transmit_IT+0x48>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d110      	bne.n	8005f1a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	881b      	ldrh	r3, [r3, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	1c9a      	adds	r2, r3, #2
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	621a      	str	r2, [r3, #32]
 8005f18:	e008      	b.n	8005f2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	1c59      	adds	r1, r3, #1
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	6211      	str	r1, [r2, #32]
 8005f24:	781a      	ldrb	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	3b01      	subs	r3, #1
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	4619      	mov	r1, r3
 8005f3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10f      	bne.n	8005f60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68da      	ldr	r2, [r3, #12]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68da      	ldr	r2, [r3, #12]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e000      	b.n	8005f66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
  }
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b082      	sub	sp, #8
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68da      	ldr	r2, [r3, #12]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f88:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2220      	movs	r2, #32
 8005f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f7ff fe5a 	bl	8005c4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3708      	adds	r7, #8
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b08c      	sub	sp, #48	; 0x30
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b22      	cmp	r3, #34	; 0x22
 8005fb4:	f040 80ab 	bne.w	800610e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc0:	d117      	bne.n	8005ff2 <UART_Receive_IT+0x50>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d113      	bne.n	8005ff2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fea:	1c9a      	adds	r2, r3, #2
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	629a      	str	r2, [r3, #40]	; 0x28
 8005ff0:	e026      	b.n	8006040 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006004:	d007      	beq.n	8006016 <UART_Receive_IT+0x74>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10a      	bne.n	8006024 <UART_Receive_IT+0x82>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d106      	bne.n	8006024 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	b2da      	uxtb	r2, r3
 800601e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	e008      	b.n	8006036 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	b2db      	uxtb	r3, r3
 800602c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006030:	b2da      	uxtb	r2, r3
 8006032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006034:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006044:	b29b      	uxth	r3, r3
 8006046:	3b01      	subs	r3, #1
 8006048:	b29b      	uxth	r3, r3
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	4619      	mov	r1, r3
 800604e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006050:	2b00      	cmp	r3, #0
 8006052:	d15a      	bne.n	800610a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68da      	ldr	r2, [r3, #12]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0220 	bic.w	r2, r2, #32
 8006062:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006072:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	695a      	ldr	r2, [r3, #20]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f022 0201 	bic.w	r2, r2, #1
 8006082:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006090:	2b01      	cmp	r3, #1
 8006092:	d135      	bne.n	8006100 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	330c      	adds	r3, #12
 80060a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	e853 3f00 	ldrex	r3, [r3]
 80060a8:	613b      	str	r3, [r7, #16]
   return(result);
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f023 0310 	bic.w	r3, r3, #16
 80060b0:	627b      	str	r3, [r7, #36]	; 0x24
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	330c      	adds	r3, #12
 80060b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060ba:	623a      	str	r2, [r7, #32]
 80060bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060be:	69f9      	ldr	r1, [r7, #28]
 80060c0:	6a3a      	ldr	r2, [r7, #32]
 80060c2:	e841 2300 	strex	r3, r2, [r1]
 80060c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1e5      	bne.n	800609a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0310 	and.w	r3, r3, #16
 80060d8:	2b10      	cmp	r3, #16
 80060da:	d10a      	bne.n	80060f2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060dc:	2300      	movs	r3, #0
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	60fb      	str	r3, [r7, #12]
 80060f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060f6:	4619      	mov	r1, r3
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f7ff fdbb 	bl	8005c74 <HAL_UARTEx_RxEventCallback>
 80060fe:	e002      	b.n	8006106 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f7fb f92f 	bl	8001364 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006106:	2300      	movs	r3, #0
 8006108:	e002      	b.n	8006110 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	e000      	b.n	8006110 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
  }
}
 8006110:	4618      	mov	r0, r3
 8006112:	3730      	adds	r7, #48	; 0x30
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800611c:	b0c0      	sub	sp, #256	; 0x100
 800611e:	af00      	add	r7, sp, #0
 8006120:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006134:	68d9      	ldr	r1, [r3, #12]
 8006136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	ea40 0301 	orr.w	r3, r0, r1
 8006140:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	431a      	orrs	r2, r3
 8006150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	431a      	orrs	r2, r3
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	4313      	orrs	r3, r2
 8006160:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006170:	f021 010c 	bic.w	r1, r1, #12
 8006174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800617e:	430b      	orrs	r3, r1
 8006180:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006192:	6999      	ldr	r1, [r3, #24]
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	ea40 0301 	orr.w	r3, r0, r1
 800619e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	4b8f      	ldr	r3, [pc, #572]	; (80063e4 <UART_SetConfig+0x2cc>)
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d005      	beq.n	80061b8 <UART_SetConfig+0xa0>
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	4b8d      	ldr	r3, [pc, #564]	; (80063e8 <UART_SetConfig+0x2d0>)
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d104      	bne.n	80061c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061b8:	f7fe fa48 	bl	800464c <HAL_RCC_GetPCLK2Freq>
 80061bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80061c0:	e003      	b.n	80061ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061c2:	f7fe fa2f 	bl	8004624 <HAL_RCC_GetPCLK1Freq>
 80061c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ce:	69db      	ldr	r3, [r3, #28]
 80061d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061d4:	f040 810c 	bne.w	80063f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061dc:	2200      	movs	r2, #0
 80061de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80061e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80061e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80061ea:	4622      	mov	r2, r4
 80061ec:	462b      	mov	r3, r5
 80061ee:	1891      	adds	r1, r2, r2
 80061f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80061f2:	415b      	adcs	r3, r3
 80061f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80061fa:	4621      	mov	r1, r4
 80061fc:	eb12 0801 	adds.w	r8, r2, r1
 8006200:	4629      	mov	r1, r5
 8006202:	eb43 0901 	adc.w	r9, r3, r1
 8006206:	f04f 0200 	mov.w	r2, #0
 800620a:	f04f 0300 	mov.w	r3, #0
 800620e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006212:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006216:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800621a:	4690      	mov	r8, r2
 800621c:	4699      	mov	r9, r3
 800621e:	4623      	mov	r3, r4
 8006220:	eb18 0303 	adds.w	r3, r8, r3
 8006224:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006228:	462b      	mov	r3, r5
 800622a:	eb49 0303 	adc.w	r3, r9, r3
 800622e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800623e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006242:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006246:	460b      	mov	r3, r1
 8006248:	18db      	adds	r3, r3, r3
 800624a:	653b      	str	r3, [r7, #80]	; 0x50
 800624c:	4613      	mov	r3, r2
 800624e:	eb42 0303 	adc.w	r3, r2, r3
 8006252:	657b      	str	r3, [r7, #84]	; 0x54
 8006254:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006258:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800625c:	f7fa fca4 	bl	8000ba8 <__aeabi_uldivmod>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4b61      	ldr	r3, [pc, #388]	; (80063ec <UART_SetConfig+0x2d4>)
 8006266:	fba3 2302 	umull	r2, r3, r3, r2
 800626a:	095b      	lsrs	r3, r3, #5
 800626c:	011c      	lsls	r4, r3, #4
 800626e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006272:	2200      	movs	r2, #0
 8006274:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006278:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800627c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006280:	4642      	mov	r2, r8
 8006282:	464b      	mov	r3, r9
 8006284:	1891      	adds	r1, r2, r2
 8006286:	64b9      	str	r1, [r7, #72]	; 0x48
 8006288:	415b      	adcs	r3, r3
 800628a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800628c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006290:	4641      	mov	r1, r8
 8006292:	eb12 0a01 	adds.w	sl, r2, r1
 8006296:	4649      	mov	r1, r9
 8006298:	eb43 0b01 	adc.w	fp, r3, r1
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062b0:	4692      	mov	sl, r2
 80062b2:	469b      	mov	fp, r3
 80062b4:	4643      	mov	r3, r8
 80062b6:	eb1a 0303 	adds.w	r3, sl, r3
 80062ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80062be:	464b      	mov	r3, r9
 80062c0:	eb4b 0303 	adc.w	r3, fp, r3
 80062c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80062c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80062d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80062d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80062dc:	460b      	mov	r3, r1
 80062de:	18db      	adds	r3, r3, r3
 80062e0:	643b      	str	r3, [r7, #64]	; 0x40
 80062e2:	4613      	mov	r3, r2
 80062e4:	eb42 0303 	adc.w	r3, r2, r3
 80062e8:	647b      	str	r3, [r7, #68]	; 0x44
 80062ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80062ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80062f2:	f7fa fc59 	bl	8000ba8 <__aeabi_uldivmod>
 80062f6:	4602      	mov	r2, r0
 80062f8:	460b      	mov	r3, r1
 80062fa:	4611      	mov	r1, r2
 80062fc:	4b3b      	ldr	r3, [pc, #236]	; (80063ec <UART_SetConfig+0x2d4>)
 80062fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006302:	095b      	lsrs	r3, r3, #5
 8006304:	2264      	movs	r2, #100	; 0x64
 8006306:	fb02 f303 	mul.w	r3, r2, r3
 800630a:	1acb      	subs	r3, r1, r3
 800630c:	00db      	lsls	r3, r3, #3
 800630e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006312:	4b36      	ldr	r3, [pc, #216]	; (80063ec <UART_SetConfig+0x2d4>)
 8006314:	fba3 2302 	umull	r2, r3, r3, r2
 8006318:	095b      	lsrs	r3, r3, #5
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006320:	441c      	add	r4, r3
 8006322:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006326:	2200      	movs	r2, #0
 8006328:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800632c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006330:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006334:	4642      	mov	r2, r8
 8006336:	464b      	mov	r3, r9
 8006338:	1891      	adds	r1, r2, r2
 800633a:	63b9      	str	r1, [r7, #56]	; 0x38
 800633c:	415b      	adcs	r3, r3
 800633e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006340:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006344:	4641      	mov	r1, r8
 8006346:	1851      	adds	r1, r2, r1
 8006348:	6339      	str	r1, [r7, #48]	; 0x30
 800634a:	4649      	mov	r1, r9
 800634c:	414b      	adcs	r3, r1
 800634e:	637b      	str	r3, [r7, #52]	; 0x34
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800635c:	4659      	mov	r1, fp
 800635e:	00cb      	lsls	r3, r1, #3
 8006360:	4651      	mov	r1, sl
 8006362:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006366:	4651      	mov	r1, sl
 8006368:	00ca      	lsls	r2, r1, #3
 800636a:	4610      	mov	r0, r2
 800636c:	4619      	mov	r1, r3
 800636e:	4603      	mov	r3, r0
 8006370:	4642      	mov	r2, r8
 8006372:	189b      	adds	r3, r3, r2
 8006374:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006378:	464b      	mov	r3, r9
 800637a:	460a      	mov	r2, r1
 800637c:	eb42 0303 	adc.w	r3, r2, r3
 8006380:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006390:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006394:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006398:	460b      	mov	r3, r1
 800639a:	18db      	adds	r3, r3, r3
 800639c:	62bb      	str	r3, [r7, #40]	; 0x28
 800639e:	4613      	mov	r3, r2
 80063a0:	eb42 0303 	adc.w	r3, r2, r3
 80063a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80063aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80063ae:	f7fa fbfb 	bl	8000ba8 <__aeabi_uldivmod>
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	4b0d      	ldr	r3, [pc, #52]	; (80063ec <UART_SetConfig+0x2d4>)
 80063b8:	fba3 1302 	umull	r1, r3, r3, r2
 80063bc:	095b      	lsrs	r3, r3, #5
 80063be:	2164      	movs	r1, #100	; 0x64
 80063c0:	fb01 f303 	mul.w	r3, r1, r3
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	00db      	lsls	r3, r3, #3
 80063c8:	3332      	adds	r3, #50	; 0x32
 80063ca:	4a08      	ldr	r2, [pc, #32]	; (80063ec <UART_SetConfig+0x2d4>)
 80063cc:	fba2 2303 	umull	r2, r3, r2, r3
 80063d0:	095b      	lsrs	r3, r3, #5
 80063d2:	f003 0207 	and.w	r2, r3, #7
 80063d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4422      	add	r2, r4
 80063de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063e0:	e106      	b.n	80065f0 <UART_SetConfig+0x4d8>
 80063e2:	bf00      	nop
 80063e4:	40011000 	.word	0x40011000
 80063e8:	40011400 	.word	0x40011400
 80063ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063f4:	2200      	movs	r2, #0
 80063f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80063fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80063fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006402:	4642      	mov	r2, r8
 8006404:	464b      	mov	r3, r9
 8006406:	1891      	adds	r1, r2, r2
 8006408:	6239      	str	r1, [r7, #32]
 800640a:	415b      	adcs	r3, r3
 800640c:	627b      	str	r3, [r7, #36]	; 0x24
 800640e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006412:	4641      	mov	r1, r8
 8006414:	1854      	adds	r4, r2, r1
 8006416:	4649      	mov	r1, r9
 8006418:	eb43 0501 	adc.w	r5, r3, r1
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	f04f 0300 	mov.w	r3, #0
 8006424:	00eb      	lsls	r3, r5, #3
 8006426:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800642a:	00e2      	lsls	r2, r4, #3
 800642c:	4614      	mov	r4, r2
 800642e:	461d      	mov	r5, r3
 8006430:	4643      	mov	r3, r8
 8006432:	18e3      	adds	r3, r4, r3
 8006434:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006438:	464b      	mov	r3, r9
 800643a:	eb45 0303 	adc.w	r3, r5, r3
 800643e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800644e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006452:	f04f 0200 	mov.w	r2, #0
 8006456:	f04f 0300 	mov.w	r3, #0
 800645a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800645e:	4629      	mov	r1, r5
 8006460:	008b      	lsls	r3, r1, #2
 8006462:	4621      	mov	r1, r4
 8006464:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006468:	4621      	mov	r1, r4
 800646a:	008a      	lsls	r2, r1, #2
 800646c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006470:	f7fa fb9a 	bl	8000ba8 <__aeabi_uldivmod>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4b60      	ldr	r3, [pc, #384]	; (80065fc <UART_SetConfig+0x4e4>)
 800647a:	fba3 2302 	umull	r2, r3, r3, r2
 800647e:	095b      	lsrs	r3, r3, #5
 8006480:	011c      	lsls	r4, r3, #4
 8006482:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006486:	2200      	movs	r2, #0
 8006488:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800648c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006490:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006494:	4642      	mov	r2, r8
 8006496:	464b      	mov	r3, r9
 8006498:	1891      	adds	r1, r2, r2
 800649a:	61b9      	str	r1, [r7, #24]
 800649c:	415b      	adcs	r3, r3
 800649e:	61fb      	str	r3, [r7, #28]
 80064a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064a4:	4641      	mov	r1, r8
 80064a6:	1851      	adds	r1, r2, r1
 80064a8:	6139      	str	r1, [r7, #16]
 80064aa:	4649      	mov	r1, r9
 80064ac:	414b      	adcs	r3, r1
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064bc:	4659      	mov	r1, fp
 80064be:	00cb      	lsls	r3, r1, #3
 80064c0:	4651      	mov	r1, sl
 80064c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064c6:	4651      	mov	r1, sl
 80064c8:	00ca      	lsls	r2, r1, #3
 80064ca:	4610      	mov	r0, r2
 80064cc:	4619      	mov	r1, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	4642      	mov	r2, r8
 80064d2:	189b      	adds	r3, r3, r2
 80064d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80064d8:	464b      	mov	r3, r9
 80064da:	460a      	mov	r2, r1
 80064dc:	eb42 0303 	adc.w	r3, r2, r3
 80064e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80064ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80064f0:	f04f 0200 	mov.w	r2, #0
 80064f4:	f04f 0300 	mov.w	r3, #0
 80064f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80064fc:	4649      	mov	r1, r9
 80064fe:	008b      	lsls	r3, r1, #2
 8006500:	4641      	mov	r1, r8
 8006502:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006506:	4641      	mov	r1, r8
 8006508:	008a      	lsls	r2, r1, #2
 800650a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800650e:	f7fa fb4b 	bl	8000ba8 <__aeabi_uldivmod>
 8006512:	4602      	mov	r2, r0
 8006514:	460b      	mov	r3, r1
 8006516:	4611      	mov	r1, r2
 8006518:	4b38      	ldr	r3, [pc, #224]	; (80065fc <UART_SetConfig+0x4e4>)
 800651a:	fba3 2301 	umull	r2, r3, r3, r1
 800651e:	095b      	lsrs	r3, r3, #5
 8006520:	2264      	movs	r2, #100	; 0x64
 8006522:	fb02 f303 	mul.w	r3, r2, r3
 8006526:	1acb      	subs	r3, r1, r3
 8006528:	011b      	lsls	r3, r3, #4
 800652a:	3332      	adds	r3, #50	; 0x32
 800652c:	4a33      	ldr	r2, [pc, #204]	; (80065fc <UART_SetConfig+0x4e4>)
 800652e:	fba2 2303 	umull	r2, r3, r2, r3
 8006532:	095b      	lsrs	r3, r3, #5
 8006534:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006538:	441c      	add	r4, r3
 800653a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800653e:	2200      	movs	r2, #0
 8006540:	673b      	str	r3, [r7, #112]	; 0x70
 8006542:	677a      	str	r2, [r7, #116]	; 0x74
 8006544:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006548:	4642      	mov	r2, r8
 800654a:	464b      	mov	r3, r9
 800654c:	1891      	adds	r1, r2, r2
 800654e:	60b9      	str	r1, [r7, #8]
 8006550:	415b      	adcs	r3, r3
 8006552:	60fb      	str	r3, [r7, #12]
 8006554:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006558:	4641      	mov	r1, r8
 800655a:	1851      	adds	r1, r2, r1
 800655c:	6039      	str	r1, [r7, #0]
 800655e:	4649      	mov	r1, r9
 8006560:	414b      	adcs	r3, r1
 8006562:	607b      	str	r3, [r7, #4]
 8006564:	f04f 0200 	mov.w	r2, #0
 8006568:	f04f 0300 	mov.w	r3, #0
 800656c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006570:	4659      	mov	r1, fp
 8006572:	00cb      	lsls	r3, r1, #3
 8006574:	4651      	mov	r1, sl
 8006576:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800657a:	4651      	mov	r1, sl
 800657c:	00ca      	lsls	r2, r1, #3
 800657e:	4610      	mov	r0, r2
 8006580:	4619      	mov	r1, r3
 8006582:	4603      	mov	r3, r0
 8006584:	4642      	mov	r2, r8
 8006586:	189b      	adds	r3, r3, r2
 8006588:	66bb      	str	r3, [r7, #104]	; 0x68
 800658a:	464b      	mov	r3, r9
 800658c:	460a      	mov	r2, r1
 800658e:	eb42 0303 	adc.w	r3, r2, r3
 8006592:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	663b      	str	r3, [r7, #96]	; 0x60
 800659e:	667a      	str	r2, [r7, #100]	; 0x64
 80065a0:	f04f 0200 	mov.w	r2, #0
 80065a4:	f04f 0300 	mov.w	r3, #0
 80065a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80065ac:	4649      	mov	r1, r9
 80065ae:	008b      	lsls	r3, r1, #2
 80065b0:	4641      	mov	r1, r8
 80065b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065b6:	4641      	mov	r1, r8
 80065b8:	008a      	lsls	r2, r1, #2
 80065ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80065be:	f7fa faf3 	bl	8000ba8 <__aeabi_uldivmod>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	4b0d      	ldr	r3, [pc, #52]	; (80065fc <UART_SetConfig+0x4e4>)
 80065c8:	fba3 1302 	umull	r1, r3, r3, r2
 80065cc:	095b      	lsrs	r3, r3, #5
 80065ce:	2164      	movs	r1, #100	; 0x64
 80065d0:	fb01 f303 	mul.w	r3, r1, r3
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	011b      	lsls	r3, r3, #4
 80065d8:	3332      	adds	r3, #50	; 0x32
 80065da:	4a08      	ldr	r2, [pc, #32]	; (80065fc <UART_SetConfig+0x4e4>)
 80065dc:	fba2 2303 	umull	r2, r3, r2, r3
 80065e0:	095b      	lsrs	r3, r3, #5
 80065e2:	f003 020f 	and.w	r2, r3, #15
 80065e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4422      	add	r2, r4
 80065ee:	609a      	str	r2, [r3, #8]
}
 80065f0:	bf00      	nop
 80065f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80065f6:	46bd      	mov	sp, r7
 80065f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065fc:	51eb851f 	.word	0x51eb851f

08006600 <__cvt>:
 8006600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006604:	ec55 4b10 	vmov	r4, r5, d0
 8006608:	2d00      	cmp	r5, #0
 800660a:	460e      	mov	r6, r1
 800660c:	4619      	mov	r1, r3
 800660e:	462b      	mov	r3, r5
 8006610:	bfbb      	ittet	lt
 8006612:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006616:	461d      	movlt	r5, r3
 8006618:	2300      	movge	r3, #0
 800661a:	232d      	movlt	r3, #45	; 0x2d
 800661c:	700b      	strb	r3, [r1, #0]
 800661e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006620:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006624:	4691      	mov	r9, r2
 8006626:	f023 0820 	bic.w	r8, r3, #32
 800662a:	bfbc      	itt	lt
 800662c:	4622      	movlt	r2, r4
 800662e:	4614      	movlt	r4, r2
 8006630:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006634:	d005      	beq.n	8006642 <__cvt+0x42>
 8006636:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800663a:	d100      	bne.n	800663e <__cvt+0x3e>
 800663c:	3601      	adds	r6, #1
 800663e:	2102      	movs	r1, #2
 8006640:	e000      	b.n	8006644 <__cvt+0x44>
 8006642:	2103      	movs	r1, #3
 8006644:	ab03      	add	r3, sp, #12
 8006646:	9301      	str	r3, [sp, #4]
 8006648:	ab02      	add	r3, sp, #8
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	ec45 4b10 	vmov	d0, r4, r5
 8006650:	4653      	mov	r3, sl
 8006652:	4632      	mov	r2, r6
 8006654:	f000 fe68 	bl	8007328 <_dtoa_r>
 8006658:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800665c:	4607      	mov	r7, r0
 800665e:	d102      	bne.n	8006666 <__cvt+0x66>
 8006660:	f019 0f01 	tst.w	r9, #1
 8006664:	d022      	beq.n	80066ac <__cvt+0xac>
 8006666:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800666a:	eb07 0906 	add.w	r9, r7, r6
 800666e:	d110      	bne.n	8006692 <__cvt+0x92>
 8006670:	783b      	ldrb	r3, [r7, #0]
 8006672:	2b30      	cmp	r3, #48	; 0x30
 8006674:	d10a      	bne.n	800668c <__cvt+0x8c>
 8006676:	2200      	movs	r2, #0
 8006678:	2300      	movs	r3, #0
 800667a:	4620      	mov	r0, r4
 800667c:	4629      	mov	r1, r5
 800667e:	f7fa fa23 	bl	8000ac8 <__aeabi_dcmpeq>
 8006682:	b918      	cbnz	r0, 800668c <__cvt+0x8c>
 8006684:	f1c6 0601 	rsb	r6, r6, #1
 8006688:	f8ca 6000 	str.w	r6, [sl]
 800668c:	f8da 3000 	ldr.w	r3, [sl]
 8006690:	4499      	add	r9, r3
 8006692:	2200      	movs	r2, #0
 8006694:	2300      	movs	r3, #0
 8006696:	4620      	mov	r0, r4
 8006698:	4629      	mov	r1, r5
 800669a:	f7fa fa15 	bl	8000ac8 <__aeabi_dcmpeq>
 800669e:	b108      	cbz	r0, 80066a4 <__cvt+0xa4>
 80066a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80066a4:	2230      	movs	r2, #48	; 0x30
 80066a6:	9b03      	ldr	r3, [sp, #12]
 80066a8:	454b      	cmp	r3, r9
 80066aa:	d307      	bcc.n	80066bc <__cvt+0xbc>
 80066ac:	9b03      	ldr	r3, [sp, #12]
 80066ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066b0:	1bdb      	subs	r3, r3, r7
 80066b2:	4638      	mov	r0, r7
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	b004      	add	sp, #16
 80066b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066bc:	1c59      	adds	r1, r3, #1
 80066be:	9103      	str	r1, [sp, #12]
 80066c0:	701a      	strb	r2, [r3, #0]
 80066c2:	e7f0      	b.n	80066a6 <__cvt+0xa6>

080066c4 <__exponent>:
 80066c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066c6:	4603      	mov	r3, r0
 80066c8:	2900      	cmp	r1, #0
 80066ca:	bfb8      	it	lt
 80066cc:	4249      	neglt	r1, r1
 80066ce:	f803 2b02 	strb.w	r2, [r3], #2
 80066d2:	bfb4      	ite	lt
 80066d4:	222d      	movlt	r2, #45	; 0x2d
 80066d6:	222b      	movge	r2, #43	; 0x2b
 80066d8:	2909      	cmp	r1, #9
 80066da:	7042      	strb	r2, [r0, #1]
 80066dc:	dd2a      	ble.n	8006734 <__exponent+0x70>
 80066de:	f10d 0207 	add.w	r2, sp, #7
 80066e2:	4617      	mov	r7, r2
 80066e4:	260a      	movs	r6, #10
 80066e6:	4694      	mov	ip, r2
 80066e8:	fb91 f5f6 	sdiv	r5, r1, r6
 80066ec:	fb06 1415 	mls	r4, r6, r5, r1
 80066f0:	3430      	adds	r4, #48	; 0x30
 80066f2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80066f6:	460c      	mov	r4, r1
 80066f8:	2c63      	cmp	r4, #99	; 0x63
 80066fa:	f102 32ff 	add.w	r2, r2, #4294967295
 80066fe:	4629      	mov	r1, r5
 8006700:	dcf1      	bgt.n	80066e6 <__exponent+0x22>
 8006702:	3130      	adds	r1, #48	; 0x30
 8006704:	f1ac 0402 	sub.w	r4, ip, #2
 8006708:	f802 1c01 	strb.w	r1, [r2, #-1]
 800670c:	1c41      	adds	r1, r0, #1
 800670e:	4622      	mov	r2, r4
 8006710:	42ba      	cmp	r2, r7
 8006712:	d30a      	bcc.n	800672a <__exponent+0x66>
 8006714:	f10d 0209 	add.w	r2, sp, #9
 8006718:	eba2 020c 	sub.w	r2, r2, ip
 800671c:	42bc      	cmp	r4, r7
 800671e:	bf88      	it	hi
 8006720:	2200      	movhi	r2, #0
 8006722:	4413      	add	r3, r2
 8006724:	1a18      	subs	r0, r3, r0
 8006726:	b003      	add	sp, #12
 8006728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800672a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800672e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006732:	e7ed      	b.n	8006710 <__exponent+0x4c>
 8006734:	2330      	movs	r3, #48	; 0x30
 8006736:	3130      	adds	r1, #48	; 0x30
 8006738:	7083      	strb	r3, [r0, #2]
 800673a:	70c1      	strb	r1, [r0, #3]
 800673c:	1d03      	adds	r3, r0, #4
 800673e:	e7f1      	b.n	8006724 <__exponent+0x60>

08006740 <_printf_float>:
 8006740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006744:	ed2d 8b02 	vpush	{d8}
 8006748:	b08d      	sub	sp, #52	; 0x34
 800674a:	460c      	mov	r4, r1
 800674c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006750:	4616      	mov	r6, r2
 8006752:	461f      	mov	r7, r3
 8006754:	4605      	mov	r5, r0
 8006756:	f000 fce7 	bl	8007128 <_localeconv_r>
 800675a:	f8d0 a000 	ldr.w	sl, [r0]
 800675e:	4650      	mov	r0, sl
 8006760:	f7f9 fd86 	bl	8000270 <strlen>
 8006764:	2300      	movs	r3, #0
 8006766:	930a      	str	r3, [sp, #40]	; 0x28
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	9305      	str	r3, [sp, #20]
 800676c:	f8d8 3000 	ldr.w	r3, [r8]
 8006770:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006774:	3307      	adds	r3, #7
 8006776:	f023 0307 	bic.w	r3, r3, #7
 800677a:	f103 0208 	add.w	r2, r3, #8
 800677e:	f8c8 2000 	str.w	r2, [r8]
 8006782:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006786:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800678a:	9307      	str	r3, [sp, #28]
 800678c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006790:	ee08 0a10 	vmov	s16, r0
 8006794:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800679c:	4b9e      	ldr	r3, [pc, #632]	; (8006a18 <_printf_float+0x2d8>)
 800679e:	f04f 32ff 	mov.w	r2, #4294967295
 80067a2:	f7fa f9c3 	bl	8000b2c <__aeabi_dcmpun>
 80067a6:	bb88      	cbnz	r0, 800680c <_printf_float+0xcc>
 80067a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067ac:	4b9a      	ldr	r3, [pc, #616]	; (8006a18 <_printf_float+0x2d8>)
 80067ae:	f04f 32ff 	mov.w	r2, #4294967295
 80067b2:	f7fa f99d 	bl	8000af0 <__aeabi_dcmple>
 80067b6:	bb48      	cbnz	r0, 800680c <_printf_float+0xcc>
 80067b8:	2200      	movs	r2, #0
 80067ba:	2300      	movs	r3, #0
 80067bc:	4640      	mov	r0, r8
 80067be:	4649      	mov	r1, r9
 80067c0:	f7fa f98c 	bl	8000adc <__aeabi_dcmplt>
 80067c4:	b110      	cbz	r0, 80067cc <_printf_float+0x8c>
 80067c6:	232d      	movs	r3, #45	; 0x2d
 80067c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067cc:	4a93      	ldr	r2, [pc, #588]	; (8006a1c <_printf_float+0x2dc>)
 80067ce:	4b94      	ldr	r3, [pc, #592]	; (8006a20 <_printf_float+0x2e0>)
 80067d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80067d4:	bf94      	ite	ls
 80067d6:	4690      	movls	r8, r2
 80067d8:	4698      	movhi	r8, r3
 80067da:	2303      	movs	r3, #3
 80067dc:	6123      	str	r3, [r4, #16]
 80067de:	9b05      	ldr	r3, [sp, #20]
 80067e0:	f023 0304 	bic.w	r3, r3, #4
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	f04f 0900 	mov.w	r9, #0
 80067ea:	9700      	str	r7, [sp, #0]
 80067ec:	4633      	mov	r3, r6
 80067ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80067f0:	4621      	mov	r1, r4
 80067f2:	4628      	mov	r0, r5
 80067f4:	f000 f9da 	bl	8006bac <_printf_common>
 80067f8:	3001      	adds	r0, #1
 80067fa:	f040 8090 	bne.w	800691e <_printf_float+0x1de>
 80067fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006802:	b00d      	add	sp, #52	; 0x34
 8006804:	ecbd 8b02 	vpop	{d8}
 8006808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680c:	4642      	mov	r2, r8
 800680e:	464b      	mov	r3, r9
 8006810:	4640      	mov	r0, r8
 8006812:	4649      	mov	r1, r9
 8006814:	f7fa f98a 	bl	8000b2c <__aeabi_dcmpun>
 8006818:	b140      	cbz	r0, 800682c <_printf_float+0xec>
 800681a:	464b      	mov	r3, r9
 800681c:	2b00      	cmp	r3, #0
 800681e:	bfbc      	itt	lt
 8006820:	232d      	movlt	r3, #45	; 0x2d
 8006822:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006826:	4a7f      	ldr	r2, [pc, #508]	; (8006a24 <_printf_float+0x2e4>)
 8006828:	4b7f      	ldr	r3, [pc, #508]	; (8006a28 <_printf_float+0x2e8>)
 800682a:	e7d1      	b.n	80067d0 <_printf_float+0x90>
 800682c:	6863      	ldr	r3, [r4, #4]
 800682e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006832:	9206      	str	r2, [sp, #24]
 8006834:	1c5a      	adds	r2, r3, #1
 8006836:	d13f      	bne.n	80068b8 <_printf_float+0x178>
 8006838:	2306      	movs	r3, #6
 800683a:	6063      	str	r3, [r4, #4]
 800683c:	9b05      	ldr	r3, [sp, #20]
 800683e:	6861      	ldr	r1, [r4, #4]
 8006840:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006844:	2300      	movs	r3, #0
 8006846:	9303      	str	r3, [sp, #12]
 8006848:	ab0a      	add	r3, sp, #40	; 0x28
 800684a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800684e:	ab09      	add	r3, sp, #36	; 0x24
 8006850:	ec49 8b10 	vmov	d0, r8, r9
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	6022      	str	r2, [r4, #0]
 8006858:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800685c:	4628      	mov	r0, r5
 800685e:	f7ff fecf 	bl	8006600 <__cvt>
 8006862:	9b06      	ldr	r3, [sp, #24]
 8006864:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006866:	2b47      	cmp	r3, #71	; 0x47
 8006868:	4680      	mov	r8, r0
 800686a:	d108      	bne.n	800687e <_printf_float+0x13e>
 800686c:	1cc8      	adds	r0, r1, #3
 800686e:	db02      	blt.n	8006876 <_printf_float+0x136>
 8006870:	6863      	ldr	r3, [r4, #4]
 8006872:	4299      	cmp	r1, r3
 8006874:	dd41      	ble.n	80068fa <_printf_float+0x1ba>
 8006876:	f1ab 0302 	sub.w	r3, fp, #2
 800687a:	fa5f fb83 	uxtb.w	fp, r3
 800687e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006882:	d820      	bhi.n	80068c6 <_printf_float+0x186>
 8006884:	3901      	subs	r1, #1
 8006886:	465a      	mov	r2, fp
 8006888:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800688c:	9109      	str	r1, [sp, #36]	; 0x24
 800688e:	f7ff ff19 	bl	80066c4 <__exponent>
 8006892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006894:	1813      	adds	r3, r2, r0
 8006896:	2a01      	cmp	r2, #1
 8006898:	4681      	mov	r9, r0
 800689a:	6123      	str	r3, [r4, #16]
 800689c:	dc02      	bgt.n	80068a4 <_printf_float+0x164>
 800689e:	6822      	ldr	r2, [r4, #0]
 80068a0:	07d2      	lsls	r2, r2, #31
 80068a2:	d501      	bpl.n	80068a8 <_printf_float+0x168>
 80068a4:	3301      	adds	r3, #1
 80068a6:	6123      	str	r3, [r4, #16]
 80068a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d09c      	beq.n	80067ea <_printf_float+0xaa>
 80068b0:	232d      	movs	r3, #45	; 0x2d
 80068b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068b6:	e798      	b.n	80067ea <_printf_float+0xaa>
 80068b8:	9a06      	ldr	r2, [sp, #24]
 80068ba:	2a47      	cmp	r2, #71	; 0x47
 80068bc:	d1be      	bne.n	800683c <_printf_float+0xfc>
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1bc      	bne.n	800683c <_printf_float+0xfc>
 80068c2:	2301      	movs	r3, #1
 80068c4:	e7b9      	b.n	800683a <_printf_float+0xfa>
 80068c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80068ca:	d118      	bne.n	80068fe <_printf_float+0x1be>
 80068cc:	2900      	cmp	r1, #0
 80068ce:	6863      	ldr	r3, [r4, #4]
 80068d0:	dd0b      	ble.n	80068ea <_printf_float+0x1aa>
 80068d2:	6121      	str	r1, [r4, #16]
 80068d4:	b913      	cbnz	r3, 80068dc <_printf_float+0x19c>
 80068d6:	6822      	ldr	r2, [r4, #0]
 80068d8:	07d0      	lsls	r0, r2, #31
 80068da:	d502      	bpl.n	80068e2 <_printf_float+0x1a2>
 80068dc:	3301      	adds	r3, #1
 80068de:	440b      	add	r3, r1
 80068e0:	6123      	str	r3, [r4, #16]
 80068e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80068e4:	f04f 0900 	mov.w	r9, #0
 80068e8:	e7de      	b.n	80068a8 <_printf_float+0x168>
 80068ea:	b913      	cbnz	r3, 80068f2 <_printf_float+0x1b2>
 80068ec:	6822      	ldr	r2, [r4, #0]
 80068ee:	07d2      	lsls	r2, r2, #31
 80068f0:	d501      	bpl.n	80068f6 <_printf_float+0x1b6>
 80068f2:	3302      	adds	r3, #2
 80068f4:	e7f4      	b.n	80068e0 <_printf_float+0x1a0>
 80068f6:	2301      	movs	r3, #1
 80068f8:	e7f2      	b.n	80068e0 <_printf_float+0x1a0>
 80068fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80068fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006900:	4299      	cmp	r1, r3
 8006902:	db05      	blt.n	8006910 <_printf_float+0x1d0>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	6121      	str	r1, [r4, #16]
 8006908:	07d8      	lsls	r0, r3, #31
 800690a:	d5ea      	bpl.n	80068e2 <_printf_float+0x1a2>
 800690c:	1c4b      	adds	r3, r1, #1
 800690e:	e7e7      	b.n	80068e0 <_printf_float+0x1a0>
 8006910:	2900      	cmp	r1, #0
 8006912:	bfd4      	ite	le
 8006914:	f1c1 0202 	rsble	r2, r1, #2
 8006918:	2201      	movgt	r2, #1
 800691a:	4413      	add	r3, r2
 800691c:	e7e0      	b.n	80068e0 <_printf_float+0x1a0>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	055a      	lsls	r2, r3, #21
 8006922:	d407      	bmi.n	8006934 <_printf_float+0x1f4>
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	4642      	mov	r2, r8
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	d12c      	bne.n	800698c <_printf_float+0x24c>
 8006932:	e764      	b.n	80067fe <_printf_float+0xbe>
 8006934:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006938:	f240 80e0 	bls.w	8006afc <_printf_float+0x3bc>
 800693c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006940:	2200      	movs	r2, #0
 8006942:	2300      	movs	r3, #0
 8006944:	f7fa f8c0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006948:	2800      	cmp	r0, #0
 800694a:	d034      	beq.n	80069b6 <_printf_float+0x276>
 800694c:	4a37      	ldr	r2, [pc, #220]	; (8006a2c <_printf_float+0x2ec>)
 800694e:	2301      	movs	r3, #1
 8006950:	4631      	mov	r1, r6
 8006952:	4628      	mov	r0, r5
 8006954:	47b8      	blx	r7
 8006956:	3001      	adds	r0, #1
 8006958:	f43f af51 	beq.w	80067fe <_printf_float+0xbe>
 800695c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006960:	429a      	cmp	r2, r3
 8006962:	db02      	blt.n	800696a <_printf_float+0x22a>
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	07d8      	lsls	r0, r3, #31
 8006968:	d510      	bpl.n	800698c <_printf_float+0x24c>
 800696a:	ee18 3a10 	vmov	r3, s16
 800696e:	4652      	mov	r2, sl
 8006970:	4631      	mov	r1, r6
 8006972:	4628      	mov	r0, r5
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	f43f af41 	beq.w	80067fe <_printf_float+0xbe>
 800697c:	f04f 0800 	mov.w	r8, #0
 8006980:	f104 091a 	add.w	r9, r4, #26
 8006984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006986:	3b01      	subs	r3, #1
 8006988:	4543      	cmp	r3, r8
 800698a:	dc09      	bgt.n	80069a0 <_printf_float+0x260>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	079b      	lsls	r3, r3, #30
 8006990:	f100 8107 	bmi.w	8006ba2 <_printf_float+0x462>
 8006994:	68e0      	ldr	r0, [r4, #12]
 8006996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006998:	4298      	cmp	r0, r3
 800699a:	bfb8      	it	lt
 800699c:	4618      	movlt	r0, r3
 800699e:	e730      	b.n	8006802 <_printf_float+0xc2>
 80069a0:	2301      	movs	r3, #1
 80069a2:	464a      	mov	r2, r9
 80069a4:	4631      	mov	r1, r6
 80069a6:	4628      	mov	r0, r5
 80069a8:	47b8      	blx	r7
 80069aa:	3001      	adds	r0, #1
 80069ac:	f43f af27 	beq.w	80067fe <_printf_float+0xbe>
 80069b0:	f108 0801 	add.w	r8, r8, #1
 80069b4:	e7e6      	b.n	8006984 <_printf_float+0x244>
 80069b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	dc39      	bgt.n	8006a30 <_printf_float+0x2f0>
 80069bc:	4a1b      	ldr	r2, [pc, #108]	; (8006a2c <_printf_float+0x2ec>)
 80069be:	2301      	movs	r3, #1
 80069c0:	4631      	mov	r1, r6
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	f43f af19 	beq.w	80067fe <_printf_float+0xbe>
 80069cc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80069d0:	4313      	orrs	r3, r2
 80069d2:	d102      	bne.n	80069da <_printf_float+0x29a>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	07d9      	lsls	r1, r3, #31
 80069d8:	d5d8      	bpl.n	800698c <_printf_float+0x24c>
 80069da:	ee18 3a10 	vmov	r3, s16
 80069de:	4652      	mov	r2, sl
 80069e0:	4631      	mov	r1, r6
 80069e2:	4628      	mov	r0, r5
 80069e4:	47b8      	blx	r7
 80069e6:	3001      	adds	r0, #1
 80069e8:	f43f af09 	beq.w	80067fe <_printf_float+0xbe>
 80069ec:	f04f 0900 	mov.w	r9, #0
 80069f0:	f104 0a1a 	add.w	sl, r4, #26
 80069f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f6:	425b      	negs	r3, r3
 80069f8:	454b      	cmp	r3, r9
 80069fa:	dc01      	bgt.n	8006a00 <_printf_float+0x2c0>
 80069fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069fe:	e792      	b.n	8006926 <_printf_float+0x1e6>
 8006a00:	2301      	movs	r3, #1
 8006a02:	4652      	mov	r2, sl
 8006a04:	4631      	mov	r1, r6
 8006a06:	4628      	mov	r0, r5
 8006a08:	47b8      	blx	r7
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	f43f aef7 	beq.w	80067fe <_printf_float+0xbe>
 8006a10:	f109 0901 	add.w	r9, r9, #1
 8006a14:	e7ee      	b.n	80069f4 <_printf_float+0x2b4>
 8006a16:	bf00      	nop
 8006a18:	7fefffff 	.word	0x7fefffff
 8006a1c:	08009364 	.word	0x08009364
 8006a20:	08009368 	.word	0x08009368
 8006a24:	0800936c 	.word	0x0800936c
 8006a28:	08009370 	.word	0x08009370
 8006a2c:	08009374 	.word	0x08009374
 8006a30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a34:	429a      	cmp	r2, r3
 8006a36:	bfa8      	it	ge
 8006a38:	461a      	movge	r2, r3
 8006a3a:	2a00      	cmp	r2, #0
 8006a3c:	4691      	mov	r9, r2
 8006a3e:	dc37      	bgt.n	8006ab0 <_printf_float+0x370>
 8006a40:	f04f 0b00 	mov.w	fp, #0
 8006a44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a48:	f104 021a 	add.w	r2, r4, #26
 8006a4c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a4e:	9305      	str	r3, [sp, #20]
 8006a50:	eba3 0309 	sub.w	r3, r3, r9
 8006a54:	455b      	cmp	r3, fp
 8006a56:	dc33      	bgt.n	8006ac0 <_printf_float+0x380>
 8006a58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	db3b      	blt.n	8006ad8 <_printf_float+0x398>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	07da      	lsls	r2, r3, #31
 8006a64:	d438      	bmi.n	8006ad8 <_printf_float+0x398>
 8006a66:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006a6a:	eba2 0903 	sub.w	r9, r2, r3
 8006a6e:	9b05      	ldr	r3, [sp, #20]
 8006a70:	1ad2      	subs	r2, r2, r3
 8006a72:	4591      	cmp	r9, r2
 8006a74:	bfa8      	it	ge
 8006a76:	4691      	movge	r9, r2
 8006a78:	f1b9 0f00 	cmp.w	r9, #0
 8006a7c:	dc35      	bgt.n	8006aea <_printf_float+0x3aa>
 8006a7e:	f04f 0800 	mov.w	r8, #0
 8006a82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a86:	f104 0a1a 	add.w	sl, r4, #26
 8006a8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a8e:	1a9b      	subs	r3, r3, r2
 8006a90:	eba3 0309 	sub.w	r3, r3, r9
 8006a94:	4543      	cmp	r3, r8
 8006a96:	f77f af79 	ble.w	800698c <_printf_float+0x24c>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	4652      	mov	r2, sl
 8006a9e:	4631      	mov	r1, r6
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	47b8      	blx	r7
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	f43f aeaa 	beq.w	80067fe <_printf_float+0xbe>
 8006aaa:	f108 0801 	add.w	r8, r8, #1
 8006aae:	e7ec      	b.n	8006a8a <_printf_float+0x34a>
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4642      	mov	r2, r8
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	47b8      	blx	r7
 8006aba:	3001      	adds	r0, #1
 8006abc:	d1c0      	bne.n	8006a40 <_printf_float+0x300>
 8006abe:	e69e      	b.n	80067fe <_printf_float+0xbe>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	9205      	str	r2, [sp, #20]
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	f43f ae97 	beq.w	80067fe <_printf_float+0xbe>
 8006ad0:	9a05      	ldr	r2, [sp, #20]
 8006ad2:	f10b 0b01 	add.w	fp, fp, #1
 8006ad6:	e7b9      	b.n	8006a4c <_printf_float+0x30c>
 8006ad8:	ee18 3a10 	vmov	r3, s16
 8006adc:	4652      	mov	r2, sl
 8006ade:	4631      	mov	r1, r6
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	47b8      	blx	r7
 8006ae4:	3001      	adds	r0, #1
 8006ae6:	d1be      	bne.n	8006a66 <_printf_float+0x326>
 8006ae8:	e689      	b.n	80067fe <_printf_float+0xbe>
 8006aea:	9a05      	ldr	r2, [sp, #20]
 8006aec:	464b      	mov	r3, r9
 8006aee:	4442      	add	r2, r8
 8006af0:	4631      	mov	r1, r6
 8006af2:	4628      	mov	r0, r5
 8006af4:	47b8      	blx	r7
 8006af6:	3001      	adds	r0, #1
 8006af8:	d1c1      	bne.n	8006a7e <_printf_float+0x33e>
 8006afa:	e680      	b.n	80067fe <_printf_float+0xbe>
 8006afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006afe:	2a01      	cmp	r2, #1
 8006b00:	dc01      	bgt.n	8006b06 <_printf_float+0x3c6>
 8006b02:	07db      	lsls	r3, r3, #31
 8006b04:	d53a      	bpl.n	8006b7c <_printf_float+0x43c>
 8006b06:	2301      	movs	r3, #1
 8006b08:	4642      	mov	r2, r8
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b8      	blx	r7
 8006b10:	3001      	adds	r0, #1
 8006b12:	f43f ae74 	beq.w	80067fe <_printf_float+0xbe>
 8006b16:	ee18 3a10 	vmov	r3, s16
 8006b1a:	4652      	mov	r2, sl
 8006b1c:	4631      	mov	r1, r6
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b8      	blx	r7
 8006b22:	3001      	adds	r0, #1
 8006b24:	f43f ae6b 	beq.w	80067fe <_printf_float+0xbe>
 8006b28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	2300      	movs	r3, #0
 8006b30:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006b34:	f7f9 ffc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b38:	b9d8      	cbnz	r0, 8006b72 <_printf_float+0x432>
 8006b3a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006b3e:	f108 0201 	add.w	r2, r8, #1
 8006b42:	4631      	mov	r1, r6
 8006b44:	4628      	mov	r0, r5
 8006b46:	47b8      	blx	r7
 8006b48:	3001      	adds	r0, #1
 8006b4a:	d10e      	bne.n	8006b6a <_printf_float+0x42a>
 8006b4c:	e657      	b.n	80067fe <_printf_float+0xbe>
 8006b4e:	2301      	movs	r3, #1
 8006b50:	4652      	mov	r2, sl
 8006b52:	4631      	mov	r1, r6
 8006b54:	4628      	mov	r0, r5
 8006b56:	47b8      	blx	r7
 8006b58:	3001      	adds	r0, #1
 8006b5a:	f43f ae50 	beq.w	80067fe <_printf_float+0xbe>
 8006b5e:	f108 0801 	add.w	r8, r8, #1
 8006b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b64:	3b01      	subs	r3, #1
 8006b66:	4543      	cmp	r3, r8
 8006b68:	dcf1      	bgt.n	8006b4e <_printf_float+0x40e>
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b70:	e6da      	b.n	8006928 <_printf_float+0x1e8>
 8006b72:	f04f 0800 	mov.w	r8, #0
 8006b76:	f104 0a1a 	add.w	sl, r4, #26
 8006b7a:	e7f2      	b.n	8006b62 <_printf_float+0x422>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4642      	mov	r2, r8
 8006b80:	e7df      	b.n	8006b42 <_printf_float+0x402>
 8006b82:	2301      	movs	r3, #1
 8006b84:	464a      	mov	r2, r9
 8006b86:	4631      	mov	r1, r6
 8006b88:	4628      	mov	r0, r5
 8006b8a:	47b8      	blx	r7
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	f43f ae36 	beq.w	80067fe <_printf_float+0xbe>
 8006b92:	f108 0801 	add.w	r8, r8, #1
 8006b96:	68e3      	ldr	r3, [r4, #12]
 8006b98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b9a:	1a5b      	subs	r3, r3, r1
 8006b9c:	4543      	cmp	r3, r8
 8006b9e:	dcf0      	bgt.n	8006b82 <_printf_float+0x442>
 8006ba0:	e6f8      	b.n	8006994 <_printf_float+0x254>
 8006ba2:	f04f 0800 	mov.w	r8, #0
 8006ba6:	f104 0919 	add.w	r9, r4, #25
 8006baa:	e7f4      	b.n	8006b96 <_printf_float+0x456>

08006bac <_printf_common>:
 8006bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	4699      	mov	r9, r3
 8006bb4:	688a      	ldr	r2, [r1, #8]
 8006bb6:	690b      	ldr	r3, [r1, #16]
 8006bb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	bfb8      	it	lt
 8006bc0:	4613      	movlt	r3, r2
 8006bc2:	6033      	str	r3, [r6, #0]
 8006bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006bc8:	4607      	mov	r7, r0
 8006bca:	460c      	mov	r4, r1
 8006bcc:	b10a      	cbz	r2, 8006bd2 <_printf_common+0x26>
 8006bce:	3301      	adds	r3, #1
 8006bd0:	6033      	str	r3, [r6, #0]
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	0699      	lsls	r1, r3, #26
 8006bd6:	bf42      	ittt	mi
 8006bd8:	6833      	ldrmi	r3, [r6, #0]
 8006bda:	3302      	addmi	r3, #2
 8006bdc:	6033      	strmi	r3, [r6, #0]
 8006bde:	6825      	ldr	r5, [r4, #0]
 8006be0:	f015 0506 	ands.w	r5, r5, #6
 8006be4:	d106      	bne.n	8006bf4 <_printf_common+0x48>
 8006be6:	f104 0a19 	add.w	sl, r4, #25
 8006bea:	68e3      	ldr	r3, [r4, #12]
 8006bec:	6832      	ldr	r2, [r6, #0]
 8006bee:	1a9b      	subs	r3, r3, r2
 8006bf0:	42ab      	cmp	r3, r5
 8006bf2:	dc26      	bgt.n	8006c42 <_printf_common+0x96>
 8006bf4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bf8:	1e13      	subs	r3, r2, #0
 8006bfa:	6822      	ldr	r2, [r4, #0]
 8006bfc:	bf18      	it	ne
 8006bfe:	2301      	movne	r3, #1
 8006c00:	0692      	lsls	r2, r2, #26
 8006c02:	d42b      	bmi.n	8006c5c <_printf_common+0xb0>
 8006c04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c08:	4649      	mov	r1, r9
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	47c0      	blx	r8
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d01e      	beq.n	8006c50 <_printf_common+0xa4>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	6922      	ldr	r2, [r4, #16]
 8006c16:	f003 0306 	and.w	r3, r3, #6
 8006c1a:	2b04      	cmp	r3, #4
 8006c1c:	bf02      	ittt	eq
 8006c1e:	68e5      	ldreq	r5, [r4, #12]
 8006c20:	6833      	ldreq	r3, [r6, #0]
 8006c22:	1aed      	subeq	r5, r5, r3
 8006c24:	68a3      	ldr	r3, [r4, #8]
 8006c26:	bf0c      	ite	eq
 8006c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c2c:	2500      	movne	r5, #0
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	bfc4      	itt	gt
 8006c32:	1a9b      	subgt	r3, r3, r2
 8006c34:	18ed      	addgt	r5, r5, r3
 8006c36:	2600      	movs	r6, #0
 8006c38:	341a      	adds	r4, #26
 8006c3a:	42b5      	cmp	r5, r6
 8006c3c:	d11a      	bne.n	8006c74 <_printf_common+0xc8>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	e008      	b.n	8006c54 <_printf_common+0xa8>
 8006c42:	2301      	movs	r3, #1
 8006c44:	4652      	mov	r2, sl
 8006c46:	4649      	mov	r1, r9
 8006c48:	4638      	mov	r0, r7
 8006c4a:	47c0      	blx	r8
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	d103      	bne.n	8006c58 <_printf_common+0xac>
 8006c50:	f04f 30ff 	mov.w	r0, #4294967295
 8006c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c58:	3501      	adds	r5, #1
 8006c5a:	e7c6      	b.n	8006bea <_printf_common+0x3e>
 8006c5c:	18e1      	adds	r1, r4, r3
 8006c5e:	1c5a      	adds	r2, r3, #1
 8006c60:	2030      	movs	r0, #48	; 0x30
 8006c62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c66:	4422      	add	r2, r4
 8006c68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c70:	3302      	adds	r3, #2
 8006c72:	e7c7      	b.n	8006c04 <_printf_common+0x58>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4622      	mov	r2, r4
 8006c78:	4649      	mov	r1, r9
 8006c7a:	4638      	mov	r0, r7
 8006c7c:	47c0      	blx	r8
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d0e6      	beq.n	8006c50 <_printf_common+0xa4>
 8006c82:	3601      	adds	r6, #1
 8006c84:	e7d9      	b.n	8006c3a <_printf_common+0x8e>
	...

08006c88 <_printf_i>:
 8006c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c8c:	7e0f      	ldrb	r7, [r1, #24]
 8006c8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c90:	2f78      	cmp	r7, #120	; 0x78
 8006c92:	4691      	mov	r9, r2
 8006c94:	4680      	mov	r8, r0
 8006c96:	460c      	mov	r4, r1
 8006c98:	469a      	mov	sl, r3
 8006c9a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c9e:	d807      	bhi.n	8006cb0 <_printf_i+0x28>
 8006ca0:	2f62      	cmp	r7, #98	; 0x62
 8006ca2:	d80a      	bhi.n	8006cba <_printf_i+0x32>
 8006ca4:	2f00      	cmp	r7, #0
 8006ca6:	f000 80d4 	beq.w	8006e52 <_printf_i+0x1ca>
 8006caa:	2f58      	cmp	r7, #88	; 0x58
 8006cac:	f000 80c0 	beq.w	8006e30 <_printf_i+0x1a8>
 8006cb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006cb8:	e03a      	b.n	8006d30 <_printf_i+0xa8>
 8006cba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006cbe:	2b15      	cmp	r3, #21
 8006cc0:	d8f6      	bhi.n	8006cb0 <_printf_i+0x28>
 8006cc2:	a101      	add	r1, pc, #4	; (adr r1, 8006cc8 <_printf_i+0x40>)
 8006cc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cc8:	08006d21 	.word	0x08006d21
 8006ccc:	08006d35 	.word	0x08006d35
 8006cd0:	08006cb1 	.word	0x08006cb1
 8006cd4:	08006cb1 	.word	0x08006cb1
 8006cd8:	08006cb1 	.word	0x08006cb1
 8006cdc:	08006cb1 	.word	0x08006cb1
 8006ce0:	08006d35 	.word	0x08006d35
 8006ce4:	08006cb1 	.word	0x08006cb1
 8006ce8:	08006cb1 	.word	0x08006cb1
 8006cec:	08006cb1 	.word	0x08006cb1
 8006cf0:	08006cb1 	.word	0x08006cb1
 8006cf4:	08006e39 	.word	0x08006e39
 8006cf8:	08006d61 	.word	0x08006d61
 8006cfc:	08006df3 	.word	0x08006df3
 8006d00:	08006cb1 	.word	0x08006cb1
 8006d04:	08006cb1 	.word	0x08006cb1
 8006d08:	08006e5b 	.word	0x08006e5b
 8006d0c:	08006cb1 	.word	0x08006cb1
 8006d10:	08006d61 	.word	0x08006d61
 8006d14:	08006cb1 	.word	0x08006cb1
 8006d18:	08006cb1 	.word	0x08006cb1
 8006d1c:	08006dfb 	.word	0x08006dfb
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	1d1a      	adds	r2, r3, #4
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	602a      	str	r2, [r5, #0]
 8006d28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d30:	2301      	movs	r3, #1
 8006d32:	e09f      	b.n	8006e74 <_printf_i+0x1ec>
 8006d34:	6820      	ldr	r0, [r4, #0]
 8006d36:	682b      	ldr	r3, [r5, #0]
 8006d38:	0607      	lsls	r7, r0, #24
 8006d3a:	f103 0104 	add.w	r1, r3, #4
 8006d3e:	6029      	str	r1, [r5, #0]
 8006d40:	d501      	bpl.n	8006d46 <_printf_i+0xbe>
 8006d42:	681e      	ldr	r6, [r3, #0]
 8006d44:	e003      	b.n	8006d4e <_printf_i+0xc6>
 8006d46:	0646      	lsls	r6, r0, #25
 8006d48:	d5fb      	bpl.n	8006d42 <_printf_i+0xba>
 8006d4a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006d4e:	2e00      	cmp	r6, #0
 8006d50:	da03      	bge.n	8006d5a <_printf_i+0xd2>
 8006d52:	232d      	movs	r3, #45	; 0x2d
 8006d54:	4276      	negs	r6, r6
 8006d56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d5a:	485a      	ldr	r0, [pc, #360]	; (8006ec4 <_printf_i+0x23c>)
 8006d5c:	230a      	movs	r3, #10
 8006d5e:	e012      	b.n	8006d86 <_printf_i+0xfe>
 8006d60:	682b      	ldr	r3, [r5, #0]
 8006d62:	6820      	ldr	r0, [r4, #0]
 8006d64:	1d19      	adds	r1, r3, #4
 8006d66:	6029      	str	r1, [r5, #0]
 8006d68:	0605      	lsls	r5, r0, #24
 8006d6a:	d501      	bpl.n	8006d70 <_printf_i+0xe8>
 8006d6c:	681e      	ldr	r6, [r3, #0]
 8006d6e:	e002      	b.n	8006d76 <_printf_i+0xee>
 8006d70:	0641      	lsls	r1, r0, #25
 8006d72:	d5fb      	bpl.n	8006d6c <_printf_i+0xe4>
 8006d74:	881e      	ldrh	r6, [r3, #0]
 8006d76:	4853      	ldr	r0, [pc, #332]	; (8006ec4 <_printf_i+0x23c>)
 8006d78:	2f6f      	cmp	r7, #111	; 0x6f
 8006d7a:	bf0c      	ite	eq
 8006d7c:	2308      	moveq	r3, #8
 8006d7e:	230a      	movne	r3, #10
 8006d80:	2100      	movs	r1, #0
 8006d82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d86:	6865      	ldr	r5, [r4, #4]
 8006d88:	60a5      	str	r5, [r4, #8]
 8006d8a:	2d00      	cmp	r5, #0
 8006d8c:	bfa2      	ittt	ge
 8006d8e:	6821      	ldrge	r1, [r4, #0]
 8006d90:	f021 0104 	bicge.w	r1, r1, #4
 8006d94:	6021      	strge	r1, [r4, #0]
 8006d96:	b90e      	cbnz	r6, 8006d9c <_printf_i+0x114>
 8006d98:	2d00      	cmp	r5, #0
 8006d9a:	d04b      	beq.n	8006e34 <_printf_i+0x1ac>
 8006d9c:	4615      	mov	r5, r2
 8006d9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006da2:	fb03 6711 	mls	r7, r3, r1, r6
 8006da6:	5dc7      	ldrb	r7, [r0, r7]
 8006da8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006dac:	4637      	mov	r7, r6
 8006dae:	42bb      	cmp	r3, r7
 8006db0:	460e      	mov	r6, r1
 8006db2:	d9f4      	bls.n	8006d9e <_printf_i+0x116>
 8006db4:	2b08      	cmp	r3, #8
 8006db6:	d10b      	bne.n	8006dd0 <_printf_i+0x148>
 8006db8:	6823      	ldr	r3, [r4, #0]
 8006dba:	07de      	lsls	r6, r3, #31
 8006dbc:	d508      	bpl.n	8006dd0 <_printf_i+0x148>
 8006dbe:	6923      	ldr	r3, [r4, #16]
 8006dc0:	6861      	ldr	r1, [r4, #4]
 8006dc2:	4299      	cmp	r1, r3
 8006dc4:	bfde      	ittt	le
 8006dc6:	2330      	movle	r3, #48	; 0x30
 8006dc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006dcc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006dd0:	1b52      	subs	r2, r2, r5
 8006dd2:	6122      	str	r2, [r4, #16]
 8006dd4:	f8cd a000 	str.w	sl, [sp]
 8006dd8:	464b      	mov	r3, r9
 8006dda:	aa03      	add	r2, sp, #12
 8006ddc:	4621      	mov	r1, r4
 8006dde:	4640      	mov	r0, r8
 8006de0:	f7ff fee4 	bl	8006bac <_printf_common>
 8006de4:	3001      	adds	r0, #1
 8006de6:	d14a      	bne.n	8006e7e <_printf_i+0x1f6>
 8006de8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dec:	b004      	add	sp, #16
 8006dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	f043 0320 	orr.w	r3, r3, #32
 8006df8:	6023      	str	r3, [r4, #0]
 8006dfa:	4833      	ldr	r0, [pc, #204]	; (8006ec8 <_printf_i+0x240>)
 8006dfc:	2778      	movs	r7, #120	; 0x78
 8006dfe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	6829      	ldr	r1, [r5, #0]
 8006e06:	061f      	lsls	r7, r3, #24
 8006e08:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e0c:	d402      	bmi.n	8006e14 <_printf_i+0x18c>
 8006e0e:	065f      	lsls	r7, r3, #25
 8006e10:	bf48      	it	mi
 8006e12:	b2b6      	uxthmi	r6, r6
 8006e14:	07df      	lsls	r7, r3, #31
 8006e16:	bf48      	it	mi
 8006e18:	f043 0320 	orrmi.w	r3, r3, #32
 8006e1c:	6029      	str	r1, [r5, #0]
 8006e1e:	bf48      	it	mi
 8006e20:	6023      	strmi	r3, [r4, #0]
 8006e22:	b91e      	cbnz	r6, 8006e2c <_printf_i+0x1a4>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	f023 0320 	bic.w	r3, r3, #32
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	2310      	movs	r3, #16
 8006e2e:	e7a7      	b.n	8006d80 <_printf_i+0xf8>
 8006e30:	4824      	ldr	r0, [pc, #144]	; (8006ec4 <_printf_i+0x23c>)
 8006e32:	e7e4      	b.n	8006dfe <_printf_i+0x176>
 8006e34:	4615      	mov	r5, r2
 8006e36:	e7bd      	b.n	8006db4 <_printf_i+0x12c>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	6826      	ldr	r6, [r4, #0]
 8006e3c:	6961      	ldr	r1, [r4, #20]
 8006e3e:	1d18      	adds	r0, r3, #4
 8006e40:	6028      	str	r0, [r5, #0]
 8006e42:	0635      	lsls	r5, r6, #24
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	d501      	bpl.n	8006e4c <_printf_i+0x1c4>
 8006e48:	6019      	str	r1, [r3, #0]
 8006e4a:	e002      	b.n	8006e52 <_printf_i+0x1ca>
 8006e4c:	0670      	lsls	r0, r6, #25
 8006e4e:	d5fb      	bpl.n	8006e48 <_printf_i+0x1c0>
 8006e50:	8019      	strh	r1, [r3, #0]
 8006e52:	2300      	movs	r3, #0
 8006e54:	6123      	str	r3, [r4, #16]
 8006e56:	4615      	mov	r5, r2
 8006e58:	e7bc      	b.n	8006dd4 <_printf_i+0x14c>
 8006e5a:	682b      	ldr	r3, [r5, #0]
 8006e5c:	1d1a      	adds	r2, r3, #4
 8006e5e:	602a      	str	r2, [r5, #0]
 8006e60:	681d      	ldr	r5, [r3, #0]
 8006e62:	6862      	ldr	r2, [r4, #4]
 8006e64:	2100      	movs	r1, #0
 8006e66:	4628      	mov	r0, r5
 8006e68:	f7f9 f9b2 	bl	80001d0 <memchr>
 8006e6c:	b108      	cbz	r0, 8006e72 <_printf_i+0x1ea>
 8006e6e:	1b40      	subs	r0, r0, r5
 8006e70:	6060      	str	r0, [r4, #4]
 8006e72:	6863      	ldr	r3, [r4, #4]
 8006e74:	6123      	str	r3, [r4, #16]
 8006e76:	2300      	movs	r3, #0
 8006e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e7c:	e7aa      	b.n	8006dd4 <_printf_i+0x14c>
 8006e7e:	6923      	ldr	r3, [r4, #16]
 8006e80:	462a      	mov	r2, r5
 8006e82:	4649      	mov	r1, r9
 8006e84:	4640      	mov	r0, r8
 8006e86:	47d0      	blx	sl
 8006e88:	3001      	adds	r0, #1
 8006e8a:	d0ad      	beq.n	8006de8 <_printf_i+0x160>
 8006e8c:	6823      	ldr	r3, [r4, #0]
 8006e8e:	079b      	lsls	r3, r3, #30
 8006e90:	d413      	bmi.n	8006eba <_printf_i+0x232>
 8006e92:	68e0      	ldr	r0, [r4, #12]
 8006e94:	9b03      	ldr	r3, [sp, #12]
 8006e96:	4298      	cmp	r0, r3
 8006e98:	bfb8      	it	lt
 8006e9a:	4618      	movlt	r0, r3
 8006e9c:	e7a6      	b.n	8006dec <_printf_i+0x164>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	4632      	mov	r2, r6
 8006ea2:	4649      	mov	r1, r9
 8006ea4:	4640      	mov	r0, r8
 8006ea6:	47d0      	blx	sl
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	d09d      	beq.n	8006de8 <_printf_i+0x160>
 8006eac:	3501      	adds	r5, #1
 8006eae:	68e3      	ldr	r3, [r4, #12]
 8006eb0:	9903      	ldr	r1, [sp, #12]
 8006eb2:	1a5b      	subs	r3, r3, r1
 8006eb4:	42ab      	cmp	r3, r5
 8006eb6:	dcf2      	bgt.n	8006e9e <_printf_i+0x216>
 8006eb8:	e7eb      	b.n	8006e92 <_printf_i+0x20a>
 8006eba:	2500      	movs	r5, #0
 8006ebc:	f104 0619 	add.w	r6, r4, #25
 8006ec0:	e7f5      	b.n	8006eae <_printf_i+0x226>
 8006ec2:	bf00      	nop
 8006ec4:	08009376 	.word	0x08009376
 8006ec8:	08009387 	.word	0x08009387

08006ecc <std>:
 8006ecc:	2300      	movs	r3, #0
 8006ece:	b510      	push	{r4, lr}
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eda:	6083      	str	r3, [r0, #8]
 8006edc:	8181      	strh	r1, [r0, #12]
 8006ede:	6643      	str	r3, [r0, #100]	; 0x64
 8006ee0:	81c2      	strh	r2, [r0, #14]
 8006ee2:	6183      	str	r3, [r0, #24]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	2208      	movs	r2, #8
 8006ee8:	305c      	adds	r0, #92	; 0x5c
 8006eea:	f000 f914 	bl	8007116 <memset>
 8006eee:	4b0d      	ldr	r3, [pc, #52]	; (8006f24 <std+0x58>)
 8006ef0:	6263      	str	r3, [r4, #36]	; 0x24
 8006ef2:	4b0d      	ldr	r3, [pc, #52]	; (8006f28 <std+0x5c>)
 8006ef4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ef6:	4b0d      	ldr	r3, [pc, #52]	; (8006f2c <std+0x60>)
 8006ef8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006efa:	4b0d      	ldr	r3, [pc, #52]	; (8006f30 <std+0x64>)
 8006efc:	6323      	str	r3, [r4, #48]	; 0x30
 8006efe:	4b0d      	ldr	r3, [pc, #52]	; (8006f34 <std+0x68>)
 8006f00:	6224      	str	r4, [r4, #32]
 8006f02:	429c      	cmp	r4, r3
 8006f04:	d006      	beq.n	8006f14 <std+0x48>
 8006f06:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006f0a:	4294      	cmp	r4, r2
 8006f0c:	d002      	beq.n	8006f14 <std+0x48>
 8006f0e:	33d0      	adds	r3, #208	; 0xd0
 8006f10:	429c      	cmp	r4, r3
 8006f12:	d105      	bne.n	8006f20 <std+0x54>
 8006f14:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f1c:	f000 b978 	b.w	8007210 <__retarget_lock_init_recursive>
 8006f20:	bd10      	pop	{r4, pc}
 8006f22:	bf00      	nop
 8006f24:	08007091 	.word	0x08007091
 8006f28:	080070b3 	.word	0x080070b3
 8006f2c:	080070eb 	.word	0x080070eb
 8006f30:	0800710f 	.word	0x0800710f
 8006f34:	200004fc 	.word	0x200004fc

08006f38 <stdio_exit_handler>:
 8006f38:	4a02      	ldr	r2, [pc, #8]	; (8006f44 <stdio_exit_handler+0xc>)
 8006f3a:	4903      	ldr	r1, [pc, #12]	; (8006f48 <stdio_exit_handler+0x10>)
 8006f3c:	4803      	ldr	r0, [pc, #12]	; (8006f4c <stdio_exit_handler+0x14>)
 8006f3e:	f000 b869 	b.w	8007014 <_fwalk_sglue>
 8006f42:	bf00      	nop
 8006f44:	20000070 	.word	0x20000070
 8006f48:	08008bc1 	.word	0x08008bc1
 8006f4c:	2000007c 	.word	0x2000007c

08006f50 <cleanup_stdio>:
 8006f50:	6841      	ldr	r1, [r0, #4]
 8006f52:	4b0c      	ldr	r3, [pc, #48]	; (8006f84 <cleanup_stdio+0x34>)
 8006f54:	4299      	cmp	r1, r3
 8006f56:	b510      	push	{r4, lr}
 8006f58:	4604      	mov	r4, r0
 8006f5a:	d001      	beq.n	8006f60 <cleanup_stdio+0x10>
 8006f5c:	f001 fe30 	bl	8008bc0 <_fflush_r>
 8006f60:	68a1      	ldr	r1, [r4, #8]
 8006f62:	4b09      	ldr	r3, [pc, #36]	; (8006f88 <cleanup_stdio+0x38>)
 8006f64:	4299      	cmp	r1, r3
 8006f66:	d002      	beq.n	8006f6e <cleanup_stdio+0x1e>
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f001 fe29 	bl	8008bc0 <_fflush_r>
 8006f6e:	68e1      	ldr	r1, [r4, #12]
 8006f70:	4b06      	ldr	r3, [pc, #24]	; (8006f8c <cleanup_stdio+0x3c>)
 8006f72:	4299      	cmp	r1, r3
 8006f74:	d004      	beq.n	8006f80 <cleanup_stdio+0x30>
 8006f76:	4620      	mov	r0, r4
 8006f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f7c:	f001 be20 	b.w	8008bc0 <_fflush_r>
 8006f80:	bd10      	pop	{r4, pc}
 8006f82:	bf00      	nop
 8006f84:	200004fc 	.word	0x200004fc
 8006f88:	20000564 	.word	0x20000564
 8006f8c:	200005cc 	.word	0x200005cc

08006f90 <global_stdio_init.part.0>:
 8006f90:	b510      	push	{r4, lr}
 8006f92:	4b0b      	ldr	r3, [pc, #44]	; (8006fc0 <global_stdio_init.part.0+0x30>)
 8006f94:	4c0b      	ldr	r4, [pc, #44]	; (8006fc4 <global_stdio_init.part.0+0x34>)
 8006f96:	4a0c      	ldr	r2, [pc, #48]	; (8006fc8 <global_stdio_init.part.0+0x38>)
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	2104      	movs	r1, #4
 8006fa0:	f7ff ff94 	bl	8006ecc <std>
 8006fa4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006fa8:	2201      	movs	r2, #1
 8006faa:	2109      	movs	r1, #9
 8006fac:	f7ff ff8e 	bl	8006ecc <std>
 8006fb0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006fb4:	2202      	movs	r2, #2
 8006fb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fba:	2112      	movs	r1, #18
 8006fbc:	f7ff bf86 	b.w	8006ecc <std>
 8006fc0:	20000634 	.word	0x20000634
 8006fc4:	200004fc 	.word	0x200004fc
 8006fc8:	08006f39 	.word	0x08006f39

08006fcc <__sfp_lock_acquire>:
 8006fcc:	4801      	ldr	r0, [pc, #4]	; (8006fd4 <__sfp_lock_acquire+0x8>)
 8006fce:	f000 b920 	b.w	8007212 <__retarget_lock_acquire_recursive>
 8006fd2:	bf00      	nop
 8006fd4:	2000063d 	.word	0x2000063d

08006fd8 <__sfp_lock_release>:
 8006fd8:	4801      	ldr	r0, [pc, #4]	; (8006fe0 <__sfp_lock_release+0x8>)
 8006fda:	f000 b91b 	b.w	8007214 <__retarget_lock_release_recursive>
 8006fde:	bf00      	nop
 8006fe0:	2000063d 	.word	0x2000063d

08006fe4 <__sinit>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	f7ff fff0 	bl	8006fcc <__sfp_lock_acquire>
 8006fec:	6a23      	ldr	r3, [r4, #32]
 8006fee:	b11b      	cbz	r3, 8006ff8 <__sinit+0x14>
 8006ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff4:	f7ff bff0 	b.w	8006fd8 <__sfp_lock_release>
 8006ff8:	4b04      	ldr	r3, [pc, #16]	; (800700c <__sinit+0x28>)
 8006ffa:	6223      	str	r3, [r4, #32]
 8006ffc:	4b04      	ldr	r3, [pc, #16]	; (8007010 <__sinit+0x2c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1f5      	bne.n	8006ff0 <__sinit+0xc>
 8007004:	f7ff ffc4 	bl	8006f90 <global_stdio_init.part.0>
 8007008:	e7f2      	b.n	8006ff0 <__sinit+0xc>
 800700a:	bf00      	nop
 800700c:	08006f51 	.word	0x08006f51
 8007010:	20000634 	.word	0x20000634

08007014 <_fwalk_sglue>:
 8007014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007018:	4607      	mov	r7, r0
 800701a:	4688      	mov	r8, r1
 800701c:	4614      	mov	r4, r2
 800701e:	2600      	movs	r6, #0
 8007020:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007024:	f1b9 0901 	subs.w	r9, r9, #1
 8007028:	d505      	bpl.n	8007036 <_fwalk_sglue+0x22>
 800702a:	6824      	ldr	r4, [r4, #0]
 800702c:	2c00      	cmp	r4, #0
 800702e:	d1f7      	bne.n	8007020 <_fwalk_sglue+0xc>
 8007030:	4630      	mov	r0, r6
 8007032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007036:	89ab      	ldrh	r3, [r5, #12]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d907      	bls.n	800704c <_fwalk_sglue+0x38>
 800703c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007040:	3301      	adds	r3, #1
 8007042:	d003      	beq.n	800704c <_fwalk_sglue+0x38>
 8007044:	4629      	mov	r1, r5
 8007046:	4638      	mov	r0, r7
 8007048:	47c0      	blx	r8
 800704a:	4306      	orrs	r6, r0
 800704c:	3568      	adds	r5, #104	; 0x68
 800704e:	e7e9      	b.n	8007024 <_fwalk_sglue+0x10>

08007050 <siprintf>:
 8007050:	b40e      	push	{r1, r2, r3}
 8007052:	b500      	push	{lr}
 8007054:	b09c      	sub	sp, #112	; 0x70
 8007056:	ab1d      	add	r3, sp, #116	; 0x74
 8007058:	9002      	str	r0, [sp, #8]
 800705a:	9006      	str	r0, [sp, #24]
 800705c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007060:	4809      	ldr	r0, [pc, #36]	; (8007088 <siprintf+0x38>)
 8007062:	9107      	str	r1, [sp, #28]
 8007064:	9104      	str	r1, [sp, #16]
 8007066:	4909      	ldr	r1, [pc, #36]	; (800708c <siprintf+0x3c>)
 8007068:	f853 2b04 	ldr.w	r2, [r3], #4
 800706c:	9105      	str	r1, [sp, #20]
 800706e:	6800      	ldr	r0, [r0, #0]
 8007070:	9301      	str	r3, [sp, #4]
 8007072:	a902      	add	r1, sp, #8
 8007074:	f001 fc20 	bl	80088b8 <_svfiprintf_r>
 8007078:	9b02      	ldr	r3, [sp, #8]
 800707a:	2200      	movs	r2, #0
 800707c:	701a      	strb	r2, [r3, #0]
 800707e:	b01c      	add	sp, #112	; 0x70
 8007080:	f85d eb04 	ldr.w	lr, [sp], #4
 8007084:	b003      	add	sp, #12
 8007086:	4770      	bx	lr
 8007088:	200000c8 	.word	0x200000c8
 800708c:	ffff0208 	.word	0xffff0208

08007090 <__sread>:
 8007090:	b510      	push	{r4, lr}
 8007092:	460c      	mov	r4, r1
 8007094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007098:	f000 f86c 	bl	8007174 <_read_r>
 800709c:	2800      	cmp	r0, #0
 800709e:	bfab      	itete	ge
 80070a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070a2:	89a3      	ldrhlt	r3, [r4, #12]
 80070a4:	181b      	addge	r3, r3, r0
 80070a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80070aa:	bfac      	ite	ge
 80070ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80070ae:	81a3      	strhlt	r3, [r4, #12]
 80070b0:	bd10      	pop	{r4, pc}

080070b2 <__swrite>:
 80070b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b6:	461f      	mov	r7, r3
 80070b8:	898b      	ldrh	r3, [r1, #12]
 80070ba:	05db      	lsls	r3, r3, #23
 80070bc:	4605      	mov	r5, r0
 80070be:	460c      	mov	r4, r1
 80070c0:	4616      	mov	r6, r2
 80070c2:	d505      	bpl.n	80070d0 <__swrite+0x1e>
 80070c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070c8:	2302      	movs	r3, #2
 80070ca:	2200      	movs	r2, #0
 80070cc:	f000 f840 	bl	8007150 <_lseek_r>
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070da:	81a3      	strh	r3, [r4, #12]
 80070dc:	4632      	mov	r2, r6
 80070de:	463b      	mov	r3, r7
 80070e0:	4628      	mov	r0, r5
 80070e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070e6:	f000 b857 	b.w	8007198 <_write_r>

080070ea <__sseek>:
 80070ea:	b510      	push	{r4, lr}
 80070ec:	460c      	mov	r4, r1
 80070ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f2:	f000 f82d 	bl	8007150 <_lseek_r>
 80070f6:	1c43      	adds	r3, r0, #1
 80070f8:	89a3      	ldrh	r3, [r4, #12]
 80070fa:	bf15      	itete	ne
 80070fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80070fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007102:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007106:	81a3      	strheq	r3, [r4, #12]
 8007108:	bf18      	it	ne
 800710a:	81a3      	strhne	r3, [r4, #12]
 800710c:	bd10      	pop	{r4, pc}

0800710e <__sclose>:
 800710e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007112:	f000 b80d 	b.w	8007130 <_close_r>

08007116 <memset>:
 8007116:	4402      	add	r2, r0
 8007118:	4603      	mov	r3, r0
 800711a:	4293      	cmp	r3, r2
 800711c:	d100      	bne.n	8007120 <memset+0xa>
 800711e:	4770      	bx	lr
 8007120:	f803 1b01 	strb.w	r1, [r3], #1
 8007124:	e7f9      	b.n	800711a <memset+0x4>
	...

08007128 <_localeconv_r>:
 8007128:	4800      	ldr	r0, [pc, #0]	; (800712c <_localeconv_r+0x4>)
 800712a:	4770      	bx	lr
 800712c:	200001bc 	.word	0x200001bc

08007130 <_close_r>:
 8007130:	b538      	push	{r3, r4, r5, lr}
 8007132:	4d06      	ldr	r5, [pc, #24]	; (800714c <_close_r+0x1c>)
 8007134:	2300      	movs	r3, #0
 8007136:	4604      	mov	r4, r0
 8007138:	4608      	mov	r0, r1
 800713a:	602b      	str	r3, [r5, #0]
 800713c:	f7fb f9d1 	bl	80024e2 <_close>
 8007140:	1c43      	adds	r3, r0, #1
 8007142:	d102      	bne.n	800714a <_close_r+0x1a>
 8007144:	682b      	ldr	r3, [r5, #0]
 8007146:	b103      	cbz	r3, 800714a <_close_r+0x1a>
 8007148:	6023      	str	r3, [r4, #0]
 800714a:	bd38      	pop	{r3, r4, r5, pc}
 800714c:	20000638 	.word	0x20000638

08007150 <_lseek_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4d07      	ldr	r5, [pc, #28]	; (8007170 <_lseek_r+0x20>)
 8007154:	4604      	mov	r4, r0
 8007156:	4608      	mov	r0, r1
 8007158:	4611      	mov	r1, r2
 800715a:	2200      	movs	r2, #0
 800715c:	602a      	str	r2, [r5, #0]
 800715e:	461a      	mov	r2, r3
 8007160:	f7fb f9e6 	bl	8002530 <_lseek>
 8007164:	1c43      	adds	r3, r0, #1
 8007166:	d102      	bne.n	800716e <_lseek_r+0x1e>
 8007168:	682b      	ldr	r3, [r5, #0]
 800716a:	b103      	cbz	r3, 800716e <_lseek_r+0x1e>
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	20000638 	.word	0x20000638

08007174 <_read_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4d07      	ldr	r5, [pc, #28]	; (8007194 <_read_r+0x20>)
 8007178:	4604      	mov	r4, r0
 800717a:	4608      	mov	r0, r1
 800717c:	4611      	mov	r1, r2
 800717e:	2200      	movs	r2, #0
 8007180:	602a      	str	r2, [r5, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	f7fb f990 	bl	80024a8 <_read>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_read_r+0x1e>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_read_r+0x1e>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	20000638 	.word	0x20000638

08007198 <_write_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d07      	ldr	r5, [pc, #28]	; (80071b8 <_write_r+0x20>)
 800719c:	4604      	mov	r4, r0
 800719e:	4608      	mov	r0, r1
 80071a0:	4611      	mov	r1, r2
 80071a2:	2200      	movs	r2, #0
 80071a4:	602a      	str	r2, [r5, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f7fa f8c8 	bl	800133c <_write>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_write_r+0x1e>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_write_r+0x1e>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	20000638 	.word	0x20000638

080071bc <__errno>:
 80071bc:	4b01      	ldr	r3, [pc, #4]	; (80071c4 <__errno+0x8>)
 80071be:	6818      	ldr	r0, [r3, #0]
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	200000c8 	.word	0x200000c8

080071c8 <__libc_init_array>:
 80071c8:	b570      	push	{r4, r5, r6, lr}
 80071ca:	4d0d      	ldr	r5, [pc, #52]	; (8007200 <__libc_init_array+0x38>)
 80071cc:	4c0d      	ldr	r4, [pc, #52]	; (8007204 <__libc_init_array+0x3c>)
 80071ce:	1b64      	subs	r4, r4, r5
 80071d0:	10a4      	asrs	r4, r4, #2
 80071d2:	2600      	movs	r6, #0
 80071d4:	42a6      	cmp	r6, r4
 80071d6:	d109      	bne.n	80071ec <__libc_init_array+0x24>
 80071d8:	4d0b      	ldr	r5, [pc, #44]	; (8007208 <__libc_init_array+0x40>)
 80071da:	4c0c      	ldr	r4, [pc, #48]	; (800720c <__libc_init_array+0x44>)
 80071dc:	f002 f894 	bl	8009308 <_init>
 80071e0:	1b64      	subs	r4, r4, r5
 80071e2:	10a4      	asrs	r4, r4, #2
 80071e4:	2600      	movs	r6, #0
 80071e6:	42a6      	cmp	r6, r4
 80071e8:	d105      	bne.n	80071f6 <__libc_init_array+0x2e>
 80071ea:	bd70      	pop	{r4, r5, r6, pc}
 80071ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f0:	4798      	blx	r3
 80071f2:	3601      	adds	r6, #1
 80071f4:	e7ee      	b.n	80071d4 <__libc_init_array+0xc>
 80071f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071fa:	4798      	blx	r3
 80071fc:	3601      	adds	r6, #1
 80071fe:	e7f2      	b.n	80071e6 <__libc_init_array+0x1e>
 8007200:	080096dc 	.word	0x080096dc
 8007204:	080096dc 	.word	0x080096dc
 8007208:	080096dc 	.word	0x080096dc
 800720c:	080096e0 	.word	0x080096e0

08007210 <__retarget_lock_init_recursive>:
 8007210:	4770      	bx	lr

08007212 <__retarget_lock_acquire_recursive>:
 8007212:	4770      	bx	lr

08007214 <__retarget_lock_release_recursive>:
 8007214:	4770      	bx	lr

08007216 <quorem>:
 8007216:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721a:	6903      	ldr	r3, [r0, #16]
 800721c:	690c      	ldr	r4, [r1, #16]
 800721e:	42a3      	cmp	r3, r4
 8007220:	4607      	mov	r7, r0
 8007222:	db7e      	blt.n	8007322 <quorem+0x10c>
 8007224:	3c01      	subs	r4, #1
 8007226:	f101 0814 	add.w	r8, r1, #20
 800722a:	f100 0514 	add.w	r5, r0, #20
 800722e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007232:	9301      	str	r3, [sp, #4]
 8007234:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007238:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800723c:	3301      	adds	r3, #1
 800723e:	429a      	cmp	r2, r3
 8007240:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007244:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007248:	fbb2 f6f3 	udiv	r6, r2, r3
 800724c:	d331      	bcc.n	80072b2 <quorem+0x9c>
 800724e:	f04f 0e00 	mov.w	lr, #0
 8007252:	4640      	mov	r0, r8
 8007254:	46ac      	mov	ip, r5
 8007256:	46f2      	mov	sl, lr
 8007258:	f850 2b04 	ldr.w	r2, [r0], #4
 800725c:	b293      	uxth	r3, r2
 800725e:	fb06 e303 	mla	r3, r6, r3, lr
 8007262:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007266:	0c1a      	lsrs	r2, r3, #16
 8007268:	b29b      	uxth	r3, r3
 800726a:	ebaa 0303 	sub.w	r3, sl, r3
 800726e:	f8dc a000 	ldr.w	sl, [ip]
 8007272:	fa13 f38a 	uxtah	r3, r3, sl
 8007276:	fb06 220e 	mla	r2, r6, lr, r2
 800727a:	9300      	str	r3, [sp, #0]
 800727c:	9b00      	ldr	r3, [sp, #0]
 800727e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007282:	b292      	uxth	r2, r2
 8007284:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007288:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800728c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007290:	4581      	cmp	r9, r0
 8007292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007296:	f84c 3b04 	str.w	r3, [ip], #4
 800729a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800729e:	d2db      	bcs.n	8007258 <quorem+0x42>
 80072a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80072a4:	b92b      	cbnz	r3, 80072b2 <quorem+0x9c>
 80072a6:	9b01      	ldr	r3, [sp, #4]
 80072a8:	3b04      	subs	r3, #4
 80072aa:	429d      	cmp	r5, r3
 80072ac:	461a      	mov	r2, r3
 80072ae:	d32c      	bcc.n	800730a <quorem+0xf4>
 80072b0:	613c      	str	r4, [r7, #16]
 80072b2:	4638      	mov	r0, r7
 80072b4:	f001 f9a6 	bl	8008604 <__mcmp>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	db22      	blt.n	8007302 <quorem+0xec>
 80072bc:	3601      	adds	r6, #1
 80072be:	4629      	mov	r1, r5
 80072c0:	2000      	movs	r0, #0
 80072c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80072c6:	f8d1 c000 	ldr.w	ip, [r1]
 80072ca:	b293      	uxth	r3, r2
 80072cc:	1ac3      	subs	r3, r0, r3
 80072ce:	0c12      	lsrs	r2, r2, #16
 80072d0:	fa13 f38c 	uxtah	r3, r3, ip
 80072d4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80072d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072dc:	b29b      	uxth	r3, r3
 80072de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072e2:	45c1      	cmp	r9, r8
 80072e4:	f841 3b04 	str.w	r3, [r1], #4
 80072e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80072ec:	d2e9      	bcs.n	80072c2 <quorem+0xac>
 80072ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072f6:	b922      	cbnz	r2, 8007302 <quorem+0xec>
 80072f8:	3b04      	subs	r3, #4
 80072fa:	429d      	cmp	r5, r3
 80072fc:	461a      	mov	r2, r3
 80072fe:	d30a      	bcc.n	8007316 <quorem+0x100>
 8007300:	613c      	str	r4, [r7, #16]
 8007302:	4630      	mov	r0, r6
 8007304:	b003      	add	sp, #12
 8007306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800730a:	6812      	ldr	r2, [r2, #0]
 800730c:	3b04      	subs	r3, #4
 800730e:	2a00      	cmp	r2, #0
 8007310:	d1ce      	bne.n	80072b0 <quorem+0x9a>
 8007312:	3c01      	subs	r4, #1
 8007314:	e7c9      	b.n	80072aa <quorem+0x94>
 8007316:	6812      	ldr	r2, [r2, #0]
 8007318:	3b04      	subs	r3, #4
 800731a:	2a00      	cmp	r2, #0
 800731c:	d1f0      	bne.n	8007300 <quorem+0xea>
 800731e:	3c01      	subs	r4, #1
 8007320:	e7eb      	b.n	80072fa <quorem+0xe4>
 8007322:	2000      	movs	r0, #0
 8007324:	e7ee      	b.n	8007304 <quorem+0xee>
	...

08007328 <_dtoa_r>:
 8007328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800732c:	ed2d 8b04 	vpush	{d8-d9}
 8007330:	69c5      	ldr	r5, [r0, #28]
 8007332:	b093      	sub	sp, #76	; 0x4c
 8007334:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007338:	ec57 6b10 	vmov	r6, r7, d0
 800733c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007340:	9107      	str	r1, [sp, #28]
 8007342:	4604      	mov	r4, r0
 8007344:	920a      	str	r2, [sp, #40]	; 0x28
 8007346:	930d      	str	r3, [sp, #52]	; 0x34
 8007348:	b975      	cbnz	r5, 8007368 <_dtoa_r+0x40>
 800734a:	2010      	movs	r0, #16
 800734c:	f000 fe2a 	bl	8007fa4 <malloc>
 8007350:	4602      	mov	r2, r0
 8007352:	61e0      	str	r0, [r4, #28]
 8007354:	b920      	cbnz	r0, 8007360 <_dtoa_r+0x38>
 8007356:	4bae      	ldr	r3, [pc, #696]	; (8007610 <_dtoa_r+0x2e8>)
 8007358:	21ef      	movs	r1, #239	; 0xef
 800735a:	48ae      	ldr	r0, [pc, #696]	; (8007614 <_dtoa_r+0x2ec>)
 800735c:	f001 fc90 	bl	8008c80 <__assert_func>
 8007360:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007364:	6005      	str	r5, [r0, #0]
 8007366:	60c5      	str	r5, [r0, #12]
 8007368:	69e3      	ldr	r3, [r4, #28]
 800736a:	6819      	ldr	r1, [r3, #0]
 800736c:	b151      	cbz	r1, 8007384 <_dtoa_r+0x5c>
 800736e:	685a      	ldr	r2, [r3, #4]
 8007370:	604a      	str	r2, [r1, #4]
 8007372:	2301      	movs	r3, #1
 8007374:	4093      	lsls	r3, r2
 8007376:	608b      	str	r3, [r1, #8]
 8007378:	4620      	mov	r0, r4
 800737a:	f000 ff07 	bl	800818c <_Bfree>
 800737e:	69e3      	ldr	r3, [r4, #28]
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	1e3b      	subs	r3, r7, #0
 8007386:	bfbb      	ittet	lt
 8007388:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800738c:	9303      	strlt	r3, [sp, #12]
 800738e:	2300      	movge	r3, #0
 8007390:	2201      	movlt	r2, #1
 8007392:	bfac      	ite	ge
 8007394:	f8c8 3000 	strge.w	r3, [r8]
 8007398:	f8c8 2000 	strlt.w	r2, [r8]
 800739c:	4b9e      	ldr	r3, [pc, #632]	; (8007618 <_dtoa_r+0x2f0>)
 800739e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80073a2:	ea33 0308 	bics.w	r3, r3, r8
 80073a6:	d11b      	bne.n	80073e0 <_dtoa_r+0xb8>
 80073a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80073ae:	6013      	str	r3, [r2, #0]
 80073b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80073b4:	4333      	orrs	r3, r6
 80073b6:	f000 8593 	beq.w	8007ee0 <_dtoa_r+0xbb8>
 80073ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073bc:	b963      	cbnz	r3, 80073d8 <_dtoa_r+0xb0>
 80073be:	4b97      	ldr	r3, [pc, #604]	; (800761c <_dtoa_r+0x2f4>)
 80073c0:	e027      	b.n	8007412 <_dtoa_r+0xea>
 80073c2:	4b97      	ldr	r3, [pc, #604]	; (8007620 <_dtoa_r+0x2f8>)
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	3308      	adds	r3, #8
 80073c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80073ca:	6013      	str	r3, [r2, #0]
 80073cc:	9800      	ldr	r0, [sp, #0]
 80073ce:	b013      	add	sp, #76	; 0x4c
 80073d0:	ecbd 8b04 	vpop	{d8-d9}
 80073d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d8:	4b90      	ldr	r3, [pc, #576]	; (800761c <_dtoa_r+0x2f4>)
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	3303      	adds	r3, #3
 80073de:	e7f3      	b.n	80073c8 <_dtoa_r+0xa0>
 80073e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80073e4:	2200      	movs	r2, #0
 80073e6:	ec51 0b17 	vmov	r0, r1, d7
 80073ea:	eeb0 8a47 	vmov.f32	s16, s14
 80073ee:	eef0 8a67 	vmov.f32	s17, s15
 80073f2:	2300      	movs	r3, #0
 80073f4:	f7f9 fb68 	bl	8000ac8 <__aeabi_dcmpeq>
 80073f8:	4681      	mov	r9, r0
 80073fa:	b160      	cbz	r0, 8007416 <_dtoa_r+0xee>
 80073fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073fe:	2301      	movs	r3, #1
 8007400:	6013      	str	r3, [r2, #0]
 8007402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007404:	2b00      	cmp	r3, #0
 8007406:	f000 8568 	beq.w	8007eda <_dtoa_r+0xbb2>
 800740a:	4b86      	ldr	r3, [pc, #536]	; (8007624 <_dtoa_r+0x2fc>)
 800740c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800740e:	6013      	str	r3, [r2, #0]
 8007410:	3b01      	subs	r3, #1
 8007412:	9300      	str	r3, [sp, #0]
 8007414:	e7da      	b.n	80073cc <_dtoa_r+0xa4>
 8007416:	aa10      	add	r2, sp, #64	; 0x40
 8007418:	a911      	add	r1, sp, #68	; 0x44
 800741a:	4620      	mov	r0, r4
 800741c:	eeb0 0a48 	vmov.f32	s0, s16
 8007420:	eef0 0a68 	vmov.f32	s1, s17
 8007424:	f001 f994 	bl	8008750 <__d2b>
 8007428:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800742c:	4682      	mov	sl, r0
 800742e:	2d00      	cmp	r5, #0
 8007430:	d07f      	beq.n	8007532 <_dtoa_r+0x20a>
 8007432:	ee18 3a90 	vmov	r3, s17
 8007436:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800743a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800743e:	ec51 0b18 	vmov	r0, r1, d8
 8007442:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007446:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800744a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800744e:	4619      	mov	r1, r3
 8007450:	2200      	movs	r2, #0
 8007452:	4b75      	ldr	r3, [pc, #468]	; (8007628 <_dtoa_r+0x300>)
 8007454:	f7f8 ff18 	bl	8000288 <__aeabi_dsub>
 8007458:	a367      	add	r3, pc, #412	; (adr r3, 80075f8 <_dtoa_r+0x2d0>)
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	f7f9 f8cb 	bl	80005f8 <__aeabi_dmul>
 8007462:	a367      	add	r3, pc, #412	; (adr r3, 8007600 <_dtoa_r+0x2d8>)
 8007464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007468:	f7f8 ff10 	bl	800028c <__adddf3>
 800746c:	4606      	mov	r6, r0
 800746e:	4628      	mov	r0, r5
 8007470:	460f      	mov	r7, r1
 8007472:	f7f9 f857 	bl	8000524 <__aeabi_i2d>
 8007476:	a364      	add	r3, pc, #400	; (adr r3, 8007608 <_dtoa_r+0x2e0>)
 8007478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747c:	f7f9 f8bc 	bl	80005f8 <__aeabi_dmul>
 8007480:	4602      	mov	r2, r0
 8007482:	460b      	mov	r3, r1
 8007484:	4630      	mov	r0, r6
 8007486:	4639      	mov	r1, r7
 8007488:	f7f8 ff00 	bl	800028c <__adddf3>
 800748c:	4606      	mov	r6, r0
 800748e:	460f      	mov	r7, r1
 8007490:	f7f9 fb62 	bl	8000b58 <__aeabi_d2iz>
 8007494:	2200      	movs	r2, #0
 8007496:	4683      	mov	fp, r0
 8007498:	2300      	movs	r3, #0
 800749a:	4630      	mov	r0, r6
 800749c:	4639      	mov	r1, r7
 800749e:	f7f9 fb1d 	bl	8000adc <__aeabi_dcmplt>
 80074a2:	b148      	cbz	r0, 80074b8 <_dtoa_r+0x190>
 80074a4:	4658      	mov	r0, fp
 80074a6:	f7f9 f83d 	bl	8000524 <__aeabi_i2d>
 80074aa:	4632      	mov	r2, r6
 80074ac:	463b      	mov	r3, r7
 80074ae:	f7f9 fb0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80074b2:	b908      	cbnz	r0, 80074b8 <_dtoa_r+0x190>
 80074b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074b8:	f1bb 0f16 	cmp.w	fp, #22
 80074bc:	d857      	bhi.n	800756e <_dtoa_r+0x246>
 80074be:	4b5b      	ldr	r3, [pc, #364]	; (800762c <_dtoa_r+0x304>)
 80074c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80074c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c8:	ec51 0b18 	vmov	r0, r1, d8
 80074cc:	f7f9 fb06 	bl	8000adc <__aeabi_dcmplt>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	d04e      	beq.n	8007572 <_dtoa_r+0x24a>
 80074d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074d8:	2300      	movs	r3, #0
 80074da:	930c      	str	r3, [sp, #48]	; 0x30
 80074dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074de:	1b5b      	subs	r3, r3, r5
 80074e0:	1e5a      	subs	r2, r3, #1
 80074e2:	bf45      	ittet	mi
 80074e4:	f1c3 0301 	rsbmi	r3, r3, #1
 80074e8:	9305      	strmi	r3, [sp, #20]
 80074ea:	2300      	movpl	r3, #0
 80074ec:	2300      	movmi	r3, #0
 80074ee:	9206      	str	r2, [sp, #24]
 80074f0:	bf54      	ite	pl
 80074f2:	9305      	strpl	r3, [sp, #20]
 80074f4:	9306      	strmi	r3, [sp, #24]
 80074f6:	f1bb 0f00 	cmp.w	fp, #0
 80074fa:	db3c      	blt.n	8007576 <_dtoa_r+0x24e>
 80074fc:	9b06      	ldr	r3, [sp, #24]
 80074fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007502:	445b      	add	r3, fp
 8007504:	9306      	str	r3, [sp, #24]
 8007506:	2300      	movs	r3, #0
 8007508:	9308      	str	r3, [sp, #32]
 800750a:	9b07      	ldr	r3, [sp, #28]
 800750c:	2b09      	cmp	r3, #9
 800750e:	d868      	bhi.n	80075e2 <_dtoa_r+0x2ba>
 8007510:	2b05      	cmp	r3, #5
 8007512:	bfc4      	itt	gt
 8007514:	3b04      	subgt	r3, #4
 8007516:	9307      	strgt	r3, [sp, #28]
 8007518:	9b07      	ldr	r3, [sp, #28]
 800751a:	f1a3 0302 	sub.w	r3, r3, #2
 800751e:	bfcc      	ite	gt
 8007520:	2500      	movgt	r5, #0
 8007522:	2501      	movle	r5, #1
 8007524:	2b03      	cmp	r3, #3
 8007526:	f200 8085 	bhi.w	8007634 <_dtoa_r+0x30c>
 800752a:	e8df f003 	tbb	[pc, r3]
 800752e:	3b2e      	.short	0x3b2e
 8007530:	5839      	.short	0x5839
 8007532:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007536:	441d      	add	r5, r3
 8007538:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800753c:	2b20      	cmp	r3, #32
 800753e:	bfc1      	itttt	gt
 8007540:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007544:	fa08 f803 	lslgt.w	r8, r8, r3
 8007548:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800754c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007550:	bfd6      	itet	le
 8007552:	f1c3 0320 	rsble	r3, r3, #32
 8007556:	ea48 0003 	orrgt.w	r0, r8, r3
 800755a:	fa06 f003 	lslle.w	r0, r6, r3
 800755e:	f7f8 ffd1 	bl	8000504 <__aeabi_ui2d>
 8007562:	2201      	movs	r2, #1
 8007564:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007568:	3d01      	subs	r5, #1
 800756a:	920e      	str	r2, [sp, #56]	; 0x38
 800756c:	e76f      	b.n	800744e <_dtoa_r+0x126>
 800756e:	2301      	movs	r3, #1
 8007570:	e7b3      	b.n	80074da <_dtoa_r+0x1b2>
 8007572:	900c      	str	r0, [sp, #48]	; 0x30
 8007574:	e7b2      	b.n	80074dc <_dtoa_r+0x1b4>
 8007576:	9b05      	ldr	r3, [sp, #20]
 8007578:	eba3 030b 	sub.w	r3, r3, fp
 800757c:	9305      	str	r3, [sp, #20]
 800757e:	f1cb 0300 	rsb	r3, fp, #0
 8007582:	9308      	str	r3, [sp, #32]
 8007584:	2300      	movs	r3, #0
 8007586:	930b      	str	r3, [sp, #44]	; 0x2c
 8007588:	e7bf      	b.n	800750a <_dtoa_r+0x1e2>
 800758a:	2300      	movs	r3, #0
 800758c:	9309      	str	r3, [sp, #36]	; 0x24
 800758e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007590:	2b00      	cmp	r3, #0
 8007592:	dc52      	bgt.n	800763a <_dtoa_r+0x312>
 8007594:	2301      	movs	r3, #1
 8007596:	9301      	str	r3, [sp, #4]
 8007598:	9304      	str	r3, [sp, #16]
 800759a:	461a      	mov	r2, r3
 800759c:	920a      	str	r2, [sp, #40]	; 0x28
 800759e:	e00b      	b.n	80075b8 <_dtoa_r+0x290>
 80075a0:	2301      	movs	r3, #1
 80075a2:	e7f3      	b.n	800758c <_dtoa_r+0x264>
 80075a4:	2300      	movs	r3, #0
 80075a6:	9309      	str	r3, [sp, #36]	; 0x24
 80075a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075aa:	445b      	add	r3, fp
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	3301      	adds	r3, #1
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	9304      	str	r3, [sp, #16]
 80075b4:	bfb8      	it	lt
 80075b6:	2301      	movlt	r3, #1
 80075b8:	69e0      	ldr	r0, [r4, #28]
 80075ba:	2100      	movs	r1, #0
 80075bc:	2204      	movs	r2, #4
 80075be:	f102 0614 	add.w	r6, r2, #20
 80075c2:	429e      	cmp	r6, r3
 80075c4:	d93d      	bls.n	8007642 <_dtoa_r+0x31a>
 80075c6:	6041      	str	r1, [r0, #4]
 80075c8:	4620      	mov	r0, r4
 80075ca:	f000 fd9f 	bl	800810c <_Balloc>
 80075ce:	9000      	str	r0, [sp, #0]
 80075d0:	2800      	cmp	r0, #0
 80075d2:	d139      	bne.n	8007648 <_dtoa_r+0x320>
 80075d4:	4b16      	ldr	r3, [pc, #88]	; (8007630 <_dtoa_r+0x308>)
 80075d6:	4602      	mov	r2, r0
 80075d8:	f240 11af 	movw	r1, #431	; 0x1af
 80075dc:	e6bd      	b.n	800735a <_dtoa_r+0x32>
 80075de:	2301      	movs	r3, #1
 80075e0:	e7e1      	b.n	80075a6 <_dtoa_r+0x27e>
 80075e2:	2501      	movs	r5, #1
 80075e4:	2300      	movs	r3, #0
 80075e6:	9307      	str	r3, [sp, #28]
 80075e8:	9509      	str	r5, [sp, #36]	; 0x24
 80075ea:	f04f 33ff 	mov.w	r3, #4294967295
 80075ee:	9301      	str	r3, [sp, #4]
 80075f0:	9304      	str	r3, [sp, #16]
 80075f2:	2200      	movs	r2, #0
 80075f4:	2312      	movs	r3, #18
 80075f6:	e7d1      	b.n	800759c <_dtoa_r+0x274>
 80075f8:	636f4361 	.word	0x636f4361
 80075fc:	3fd287a7 	.word	0x3fd287a7
 8007600:	8b60c8b3 	.word	0x8b60c8b3
 8007604:	3fc68a28 	.word	0x3fc68a28
 8007608:	509f79fb 	.word	0x509f79fb
 800760c:	3fd34413 	.word	0x3fd34413
 8007610:	080093a5 	.word	0x080093a5
 8007614:	080093bc 	.word	0x080093bc
 8007618:	7ff00000 	.word	0x7ff00000
 800761c:	080093a1 	.word	0x080093a1
 8007620:	08009398 	.word	0x08009398
 8007624:	08009375 	.word	0x08009375
 8007628:	3ff80000 	.word	0x3ff80000
 800762c:	080094a8 	.word	0x080094a8
 8007630:	08009414 	.word	0x08009414
 8007634:	2301      	movs	r3, #1
 8007636:	9309      	str	r3, [sp, #36]	; 0x24
 8007638:	e7d7      	b.n	80075ea <_dtoa_r+0x2c2>
 800763a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800763c:	9301      	str	r3, [sp, #4]
 800763e:	9304      	str	r3, [sp, #16]
 8007640:	e7ba      	b.n	80075b8 <_dtoa_r+0x290>
 8007642:	3101      	adds	r1, #1
 8007644:	0052      	lsls	r2, r2, #1
 8007646:	e7ba      	b.n	80075be <_dtoa_r+0x296>
 8007648:	69e3      	ldr	r3, [r4, #28]
 800764a:	9a00      	ldr	r2, [sp, #0]
 800764c:	601a      	str	r2, [r3, #0]
 800764e:	9b04      	ldr	r3, [sp, #16]
 8007650:	2b0e      	cmp	r3, #14
 8007652:	f200 80a8 	bhi.w	80077a6 <_dtoa_r+0x47e>
 8007656:	2d00      	cmp	r5, #0
 8007658:	f000 80a5 	beq.w	80077a6 <_dtoa_r+0x47e>
 800765c:	f1bb 0f00 	cmp.w	fp, #0
 8007660:	dd38      	ble.n	80076d4 <_dtoa_r+0x3ac>
 8007662:	4bc0      	ldr	r3, [pc, #768]	; (8007964 <_dtoa_r+0x63c>)
 8007664:	f00b 020f 	and.w	r2, fp, #15
 8007668:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800766c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007670:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007674:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007678:	d019      	beq.n	80076ae <_dtoa_r+0x386>
 800767a:	4bbb      	ldr	r3, [pc, #748]	; (8007968 <_dtoa_r+0x640>)
 800767c:	ec51 0b18 	vmov	r0, r1, d8
 8007680:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007684:	f7f9 f8e2 	bl	800084c <__aeabi_ddiv>
 8007688:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800768c:	f008 080f 	and.w	r8, r8, #15
 8007690:	2503      	movs	r5, #3
 8007692:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007968 <_dtoa_r+0x640>
 8007696:	f1b8 0f00 	cmp.w	r8, #0
 800769a:	d10a      	bne.n	80076b2 <_dtoa_r+0x38a>
 800769c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076a0:	4632      	mov	r2, r6
 80076a2:	463b      	mov	r3, r7
 80076a4:	f7f9 f8d2 	bl	800084c <__aeabi_ddiv>
 80076a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076ac:	e02b      	b.n	8007706 <_dtoa_r+0x3de>
 80076ae:	2502      	movs	r5, #2
 80076b0:	e7ef      	b.n	8007692 <_dtoa_r+0x36a>
 80076b2:	f018 0f01 	tst.w	r8, #1
 80076b6:	d008      	beq.n	80076ca <_dtoa_r+0x3a2>
 80076b8:	4630      	mov	r0, r6
 80076ba:	4639      	mov	r1, r7
 80076bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80076c0:	f7f8 ff9a 	bl	80005f8 <__aeabi_dmul>
 80076c4:	3501      	adds	r5, #1
 80076c6:	4606      	mov	r6, r0
 80076c8:	460f      	mov	r7, r1
 80076ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80076ce:	f109 0908 	add.w	r9, r9, #8
 80076d2:	e7e0      	b.n	8007696 <_dtoa_r+0x36e>
 80076d4:	f000 809f 	beq.w	8007816 <_dtoa_r+0x4ee>
 80076d8:	f1cb 0600 	rsb	r6, fp, #0
 80076dc:	4ba1      	ldr	r3, [pc, #644]	; (8007964 <_dtoa_r+0x63c>)
 80076de:	4fa2      	ldr	r7, [pc, #648]	; (8007968 <_dtoa_r+0x640>)
 80076e0:	f006 020f 	and.w	r2, r6, #15
 80076e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	ec51 0b18 	vmov	r0, r1, d8
 80076f0:	f7f8 ff82 	bl	80005f8 <__aeabi_dmul>
 80076f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076f8:	1136      	asrs	r6, r6, #4
 80076fa:	2300      	movs	r3, #0
 80076fc:	2502      	movs	r5, #2
 80076fe:	2e00      	cmp	r6, #0
 8007700:	d17e      	bne.n	8007800 <_dtoa_r+0x4d8>
 8007702:	2b00      	cmp	r3, #0
 8007704:	d1d0      	bne.n	80076a8 <_dtoa_r+0x380>
 8007706:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007708:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 8084 	beq.w	800781a <_dtoa_r+0x4f2>
 8007712:	4b96      	ldr	r3, [pc, #600]	; (800796c <_dtoa_r+0x644>)
 8007714:	2200      	movs	r2, #0
 8007716:	4640      	mov	r0, r8
 8007718:	4649      	mov	r1, r9
 800771a:	f7f9 f9df 	bl	8000adc <__aeabi_dcmplt>
 800771e:	2800      	cmp	r0, #0
 8007720:	d07b      	beq.n	800781a <_dtoa_r+0x4f2>
 8007722:	9b04      	ldr	r3, [sp, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d078      	beq.n	800781a <_dtoa_r+0x4f2>
 8007728:	9b01      	ldr	r3, [sp, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	dd39      	ble.n	80077a2 <_dtoa_r+0x47a>
 800772e:	4b90      	ldr	r3, [pc, #576]	; (8007970 <_dtoa_r+0x648>)
 8007730:	2200      	movs	r2, #0
 8007732:	4640      	mov	r0, r8
 8007734:	4649      	mov	r1, r9
 8007736:	f7f8 ff5f 	bl	80005f8 <__aeabi_dmul>
 800773a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800773e:	9e01      	ldr	r6, [sp, #4]
 8007740:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007744:	3501      	adds	r5, #1
 8007746:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800774a:	4628      	mov	r0, r5
 800774c:	f7f8 feea 	bl	8000524 <__aeabi_i2d>
 8007750:	4642      	mov	r2, r8
 8007752:	464b      	mov	r3, r9
 8007754:	f7f8 ff50 	bl	80005f8 <__aeabi_dmul>
 8007758:	4b86      	ldr	r3, [pc, #536]	; (8007974 <_dtoa_r+0x64c>)
 800775a:	2200      	movs	r2, #0
 800775c:	f7f8 fd96 	bl	800028c <__adddf3>
 8007760:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007768:	9303      	str	r3, [sp, #12]
 800776a:	2e00      	cmp	r6, #0
 800776c:	d158      	bne.n	8007820 <_dtoa_r+0x4f8>
 800776e:	4b82      	ldr	r3, [pc, #520]	; (8007978 <_dtoa_r+0x650>)
 8007770:	2200      	movs	r2, #0
 8007772:	4640      	mov	r0, r8
 8007774:	4649      	mov	r1, r9
 8007776:	f7f8 fd87 	bl	8000288 <__aeabi_dsub>
 800777a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800777e:	4680      	mov	r8, r0
 8007780:	4689      	mov	r9, r1
 8007782:	f7f9 f9c9 	bl	8000b18 <__aeabi_dcmpgt>
 8007786:	2800      	cmp	r0, #0
 8007788:	f040 8296 	bne.w	8007cb8 <_dtoa_r+0x990>
 800778c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007790:	4640      	mov	r0, r8
 8007792:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007796:	4649      	mov	r1, r9
 8007798:	f7f9 f9a0 	bl	8000adc <__aeabi_dcmplt>
 800779c:	2800      	cmp	r0, #0
 800779e:	f040 8289 	bne.w	8007cb4 <_dtoa_r+0x98c>
 80077a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80077a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f2c0 814e 	blt.w	8007a4a <_dtoa_r+0x722>
 80077ae:	f1bb 0f0e 	cmp.w	fp, #14
 80077b2:	f300 814a 	bgt.w	8007a4a <_dtoa_r+0x722>
 80077b6:	4b6b      	ldr	r3, [pc, #428]	; (8007964 <_dtoa_r+0x63c>)
 80077b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f280 80dc 	bge.w	8007980 <_dtoa_r+0x658>
 80077c8:	9b04      	ldr	r3, [sp, #16]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f300 80d8 	bgt.w	8007980 <_dtoa_r+0x658>
 80077d0:	f040 826f 	bne.w	8007cb2 <_dtoa_r+0x98a>
 80077d4:	4b68      	ldr	r3, [pc, #416]	; (8007978 <_dtoa_r+0x650>)
 80077d6:	2200      	movs	r2, #0
 80077d8:	4640      	mov	r0, r8
 80077da:	4649      	mov	r1, r9
 80077dc:	f7f8 ff0c 	bl	80005f8 <__aeabi_dmul>
 80077e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077e4:	f7f9 f98e 	bl	8000b04 <__aeabi_dcmpge>
 80077e8:	9e04      	ldr	r6, [sp, #16]
 80077ea:	4637      	mov	r7, r6
 80077ec:	2800      	cmp	r0, #0
 80077ee:	f040 8245 	bne.w	8007c7c <_dtoa_r+0x954>
 80077f2:	9d00      	ldr	r5, [sp, #0]
 80077f4:	2331      	movs	r3, #49	; 0x31
 80077f6:	f805 3b01 	strb.w	r3, [r5], #1
 80077fa:	f10b 0b01 	add.w	fp, fp, #1
 80077fe:	e241      	b.n	8007c84 <_dtoa_r+0x95c>
 8007800:	07f2      	lsls	r2, r6, #31
 8007802:	d505      	bpl.n	8007810 <_dtoa_r+0x4e8>
 8007804:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007808:	f7f8 fef6 	bl	80005f8 <__aeabi_dmul>
 800780c:	3501      	adds	r5, #1
 800780e:	2301      	movs	r3, #1
 8007810:	1076      	asrs	r6, r6, #1
 8007812:	3708      	adds	r7, #8
 8007814:	e773      	b.n	80076fe <_dtoa_r+0x3d6>
 8007816:	2502      	movs	r5, #2
 8007818:	e775      	b.n	8007706 <_dtoa_r+0x3de>
 800781a:	9e04      	ldr	r6, [sp, #16]
 800781c:	465f      	mov	r7, fp
 800781e:	e792      	b.n	8007746 <_dtoa_r+0x41e>
 8007820:	9900      	ldr	r1, [sp, #0]
 8007822:	4b50      	ldr	r3, [pc, #320]	; (8007964 <_dtoa_r+0x63c>)
 8007824:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007828:	4431      	add	r1, r6
 800782a:	9102      	str	r1, [sp, #8]
 800782c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800782e:	eeb0 9a47 	vmov.f32	s18, s14
 8007832:	eef0 9a67 	vmov.f32	s19, s15
 8007836:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800783a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800783e:	2900      	cmp	r1, #0
 8007840:	d044      	beq.n	80078cc <_dtoa_r+0x5a4>
 8007842:	494e      	ldr	r1, [pc, #312]	; (800797c <_dtoa_r+0x654>)
 8007844:	2000      	movs	r0, #0
 8007846:	f7f9 f801 	bl	800084c <__aeabi_ddiv>
 800784a:	ec53 2b19 	vmov	r2, r3, d9
 800784e:	f7f8 fd1b 	bl	8000288 <__aeabi_dsub>
 8007852:	9d00      	ldr	r5, [sp, #0]
 8007854:	ec41 0b19 	vmov	d9, r0, r1
 8007858:	4649      	mov	r1, r9
 800785a:	4640      	mov	r0, r8
 800785c:	f7f9 f97c 	bl	8000b58 <__aeabi_d2iz>
 8007860:	4606      	mov	r6, r0
 8007862:	f7f8 fe5f 	bl	8000524 <__aeabi_i2d>
 8007866:	4602      	mov	r2, r0
 8007868:	460b      	mov	r3, r1
 800786a:	4640      	mov	r0, r8
 800786c:	4649      	mov	r1, r9
 800786e:	f7f8 fd0b 	bl	8000288 <__aeabi_dsub>
 8007872:	3630      	adds	r6, #48	; 0x30
 8007874:	f805 6b01 	strb.w	r6, [r5], #1
 8007878:	ec53 2b19 	vmov	r2, r3, d9
 800787c:	4680      	mov	r8, r0
 800787e:	4689      	mov	r9, r1
 8007880:	f7f9 f92c 	bl	8000adc <__aeabi_dcmplt>
 8007884:	2800      	cmp	r0, #0
 8007886:	d164      	bne.n	8007952 <_dtoa_r+0x62a>
 8007888:	4642      	mov	r2, r8
 800788a:	464b      	mov	r3, r9
 800788c:	4937      	ldr	r1, [pc, #220]	; (800796c <_dtoa_r+0x644>)
 800788e:	2000      	movs	r0, #0
 8007890:	f7f8 fcfa 	bl	8000288 <__aeabi_dsub>
 8007894:	ec53 2b19 	vmov	r2, r3, d9
 8007898:	f7f9 f920 	bl	8000adc <__aeabi_dcmplt>
 800789c:	2800      	cmp	r0, #0
 800789e:	f040 80b6 	bne.w	8007a0e <_dtoa_r+0x6e6>
 80078a2:	9b02      	ldr	r3, [sp, #8]
 80078a4:	429d      	cmp	r5, r3
 80078a6:	f43f af7c 	beq.w	80077a2 <_dtoa_r+0x47a>
 80078aa:	4b31      	ldr	r3, [pc, #196]	; (8007970 <_dtoa_r+0x648>)
 80078ac:	ec51 0b19 	vmov	r0, r1, d9
 80078b0:	2200      	movs	r2, #0
 80078b2:	f7f8 fea1 	bl	80005f8 <__aeabi_dmul>
 80078b6:	4b2e      	ldr	r3, [pc, #184]	; (8007970 <_dtoa_r+0x648>)
 80078b8:	ec41 0b19 	vmov	d9, r0, r1
 80078bc:	2200      	movs	r2, #0
 80078be:	4640      	mov	r0, r8
 80078c0:	4649      	mov	r1, r9
 80078c2:	f7f8 fe99 	bl	80005f8 <__aeabi_dmul>
 80078c6:	4680      	mov	r8, r0
 80078c8:	4689      	mov	r9, r1
 80078ca:	e7c5      	b.n	8007858 <_dtoa_r+0x530>
 80078cc:	ec51 0b17 	vmov	r0, r1, d7
 80078d0:	f7f8 fe92 	bl	80005f8 <__aeabi_dmul>
 80078d4:	9b02      	ldr	r3, [sp, #8]
 80078d6:	9d00      	ldr	r5, [sp, #0]
 80078d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80078da:	ec41 0b19 	vmov	d9, r0, r1
 80078de:	4649      	mov	r1, r9
 80078e0:	4640      	mov	r0, r8
 80078e2:	f7f9 f939 	bl	8000b58 <__aeabi_d2iz>
 80078e6:	4606      	mov	r6, r0
 80078e8:	f7f8 fe1c 	bl	8000524 <__aeabi_i2d>
 80078ec:	3630      	adds	r6, #48	; 0x30
 80078ee:	4602      	mov	r2, r0
 80078f0:	460b      	mov	r3, r1
 80078f2:	4640      	mov	r0, r8
 80078f4:	4649      	mov	r1, r9
 80078f6:	f7f8 fcc7 	bl	8000288 <__aeabi_dsub>
 80078fa:	f805 6b01 	strb.w	r6, [r5], #1
 80078fe:	9b02      	ldr	r3, [sp, #8]
 8007900:	429d      	cmp	r5, r3
 8007902:	4680      	mov	r8, r0
 8007904:	4689      	mov	r9, r1
 8007906:	f04f 0200 	mov.w	r2, #0
 800790a:	d124      	bne.n	8007956 <_dtoa_r+0x62e>
 800790c:	4b1b      	ldr	r3, [pc, #108]	; (800797c <_dtoa_r+0x654>)
 800790e:	ec51 0b19 	vmov	r0, r1, d9
 8007912:	f7f8 fcbb 	bl	800028c <__adddf3>
 8007916:	4602      	mov	r2, r0
 8007918:	460b      	mov	r3, r1
 800791a:	4640      	mov	r0, r8
 800791c:	4649      	mov	r1, r9
 800791e:	f7f9 f8fb 	bl	8000b18 <__aeabi_dcmpgt>
 8007922:	2800      	cmp	r0, #0
 8007924:	d173      	bne.n	8007a0e <_dtoa_r+0x6e6>
 8007926:	ec53 2b19 	vmov	r2, r3, d9
 800792a:	4914      	ldr	r1, [pc, #80]	; (800797c <_dtoa_r+0x654>)
 800792c:	2000      	movs	r0, #0
 800792e:	f7f8 fcab 	bl	8000288 <__aeabi_dsub>
 8007932:	4602      	mov	r2, r0
 8007934:	460b      	mov	r3, r1
 8007936:	4640      	mov	r0, r8
 8007938:	4649      	mov	r1, r9
 800793a:	f7f9 f8cf 	bl	8000adc <__aeabi_dcmplt>
 800793e:	2800      	cmp	r0, #0
 8007940:	f43f af2f 	beq.w	80077a2 <_dtoa_r+0x47a>
 8007944:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007946:	1e6b      	subs	r3, r5, #1
 8007948:	930f      	str	r3, [sp, #60]	; 0x3c
 800794a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800794e:	2b30      	cmp	r3, #48	; 0x30
 8007950:	d0f8      	beq.n	8007944 <_dtoa_r+0x61c>
 8007952:	46bb      	mov	fp, r7
 8007954:	e04a      	b.n	80079ec <_dtoa_r+0x6c4>
 8007956:	4b06      	ldr	r3, [pc, #24]	; (8007970 <_dtoa_r+0x648>)
 8007958:	f7f8 fe4e 	bl	80005f8 <__aeabi_dmul>
 800795c:	4680      	mov	r8, r0
 800795e:	4689      	mov	r9, r1
 8007960:	e7bd      	b.n	80078de <_dtoa_r+0x5b6>
 8007962:	bf00      	nop
 8007964:	080094a8 	.word	0x080094a8
 8007968:	08009480 	.word	0x08009480
 800796c:	3ff00000 	.word	0x3ff00000
 8007970:	40240000 	.word	0x40240000
 8007974:	401c0000 	.word	0x401c0000
 8007978:	40140000 	.word	0x40140000
 800797c:	3fe00000 	.word	0x3fe00000
 8007980:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007984:	9d00      	ldr	r5, [sp, #0]
 8007986:	4642      	mov	r2, r8
 8007988:	464b      	mov	r3, r9
 800798a:	4630      	mov	r0, r6
 800798c:	4639      	mov	r1, r7
 800798e:	f7f8 ff5d 	bl	800084c <__aeabi_ddiv>
 8007992:	f7f9 f8e1 	bl	8000b58 <__aeabi_d2iz>
 8007996:	9001      	str	r0, [sp, #4]
 8007998:	f7f8 fdc4 	bl	8000524 <__aeabi_i2d>
 800799c:	4642      	mov	r2, r8
 800799e:	464b      	mov	r3, r9
 80079a0:	f7f8 fe2a 	bl	80005f8 <__aeabi_dmul>
 80079a4:	4602      	mov	r2, r0
 80079a6:	460b      	mov	r3, r1
 80079a8:	4630      	mov	r0, r6
 80079aa:	4639      	mov	r1, r7
 80079ac:	f7f8 fc6c 	bl	8000288 <__aeabi_dsub>
 80079b0:	9e01      	ldr	r6, [sp, #4]
 80079b2:	9f04      	ldr	r7, [sp, #16]
 80079b4:	3630      	adds	r6, #48	; 0x30
 80079b6:	f805 6b01 	strb.w	r6, [r5], #1
 80079ba:	9e00      	ldr	r6, [sp, #0]
 80079bc:	1bae      	subs	r6, r5, r6
 80079be:	42b7      	cmp	r7, r6
 80079c0:	4602      	mov	r2, r0
 80079c2:	460b      	mov	r3, r1
 80079c4:	d134      	bne.n	8007a30 <_dtoa_r+0x708>
 80079c6:	f7f8 fc61 	bl	800028c <__adddf3>
 80079ca:	4642      	mov	r2, r8
 80079cc:	464b      	mov	r3, r9
 80079ce:	4606      	mov	r6, r0
 80079d0:	460f      	mov	r7, r1
 80079d2:	f7f9 f8a1 	bl	8000b18 <__aeabi_dcmpgt>
 80079d6:	b9c8      	cbnz	r0, 8007a0c <_dtoa_r+0x6e4>
 80079d8:	4642      	mov	r2, r8
 80079da:	464b      	mov	r3, r9
 80079dc:	4630      	mov	r0, r6
 80079de:	4639      	mov	r1, r7
 80079e0:	f7f9 f872 	bl	8000ac8 <__aeabi_dcmpeq>
 80079e4:	b110      	cbz	r0, 80079ec <_dtoa_r+0x6c4>
 80079e6:	9b01      	ldr	r3, [sp, #4]
 80079e8:	07db      	lsls	r3, r3, #31
 80079ea:	d40f      	bmi.n	8007a0c <_dtoa_r+0x6e4>
 80079ec:	4651      	mov	r1, sl
 80079ee:	4620      	mov	r0, r4
 80079f0:	f000 fbcc 	bl	800818c <_Bfree>
 80079f4:	2300      	movs	r3, #0
 80079f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079f8:	702b      	strb	r3, [r5, #0]
 80079fa:	f10b 0301 	add.w	r3, fp, #1
 80079fe:	6013      	str	r3, [r2, #0]
 8007a00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f43f ace2 	beq.w	80073cc <_dtoa_r+0xa4>
 8007a08:	601d      	str	r5, [r3, #0]
 8007a0a:	e4df      	b.n	80073cc <_dtoa_r+0xa4>
 8007a0c:	465f      	mov	r7, fp
 8007a0e:	462b      	mov	r3, r5
 8007a10:	461d      	mov	r5, r3
 8007a12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a16:	2a39      	cmp	r2, #57	; 0x39
 8007a18:	d106      	bne.n	8007a28 <_dtoa_r+0x700>
 8007a1a:	9a00      	ldr	r2, [sp, #0]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d1f7      	bne.n	8007a10 <_dtoa_r+0x6e8>
 8007a20:	9900      	ldr	r1, [sp, #0]
 8007a22:	2230      	movs	r2, #48	; 0x30
 8007a24:	3701      	adds	r7, #1
 8007a26:	700a      	strb	r2, [r1, #0]
 8007a28:	781a      	ldrb	r2, [r3, #0]
 8007a2a:	3201      	adds	r2, #1
 8007a2c:	701a      	strb	r2, [r3, #0]
 8007a2e:	e790      	b.n	8007952 <_dtoa_r+0x62a>
 8007a30:	4ba3      	ldr	r3, [pc, #652]	; (8007cc0 <_dtoa_r+0x998>)
 8007a32:	2200      	movs	r2, #0
 8007a34:	f7f8 fde0 	bl	80005f8 <__aeabi_dmul>
 8007a38:	2200      	movs	r2, #0
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	4606      	mov	r6, r0
 8007a3e:	460f      	mov	r7, r1
 8007a40:	f7f9 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	d09e      	beq.n	8007986 <_dtoa_r+0x65e>
 8007a48:	e7d0      	b.n	80079ec <_dtoa_r+0x6c4>
 8007a4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a4c:	2a00      	cmp	r2, #0
 8007a4e:	f000 80ca 	beq.w	8007be6 <_dtoa_r+0x8be>
 8007a52:	9a07      	ldr	r2, [sp, #28]
 8007a54:	2a01      	cmp	r2, #1
 8007a56:	f300 80ad 	bgt.w	8007bb4 <_dtoa_r+0x88c>
 8007a5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a5c:	2a00      	cmp	r2, #0
 8007a5e:	f000 80a5 	beq.w	8007bac <_dtoa_r+0x884>
 8007a62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007a66:	9e08      	ldr	r6, [sp, #32]
 8007a68:	9d05      	ldr	r5, [sp, #20]
 8007a6a:	9a05      	ldr	r2, [sp, #20]
 8007a6c:	441a      	add	r2, r3
 8007a6e:	9205      	str	r2, [sp, #20]
 8007a70:	9a06      	ldr	r2, [sp, #24]
 8007a72:	2101      	movs	r1, #1
 8007a74:	441a      	add	r2, r3
 8007a76:	4620      	mov	r0, r4
 8007a78:	9206      	str	r2, [sp, #24]
 8007a7a:	f000 fc3d 	bl	80082f8 <__i2b>
 8007a7e:	4607      	mov	r7, r0
 8007a80:	b165      	cbz	r5, 8007a9c <_dtoa_r+0x774>
 8007a82:	9b06      	ldr	r3, [sp, #24]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	dd09      	ble.n	8007a9c <_dtoa_r+0x774>
 8007a88:	42ab      	cmp	r3, r5
 8007a8a:	9a05      	ldr	r2, [sp, #20]
 8007a8c:	bfa8      	it	ge
 8007a8e:	462b      	movge	r3, r5
 8007a90:	1ad2      	subs	r2, r2, r3
 8007a92:	9205      	str	r2, [sp, #20]
 8007a94:	9a06      	ldr	r2, [sp, #24]
 8007a96:	1aed      	subs	r5, r5, r3
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	9306      	str	r3, [sp, #24]
 8007a9c:	9b08      	ldr	r3, [sp, #32]
 8007a9e:	b1f3      	cbz	r3, 8007ade <_dtoa_r+0x7b6>
 8007aa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 80a3 	beq.w	8007bee <_dtoa_r+0x8c6>
 8007aa8:	2e00      	cmp	r6, #0
 8007aaa:	dd10      	ble.n	8007ace <_dtoa_r+0x7a6>
 8007aac:	4639      	mov	r1, r7
 8007aae:	4632      	mov	r2, r6
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	f000 fce1 	bl	8008478 <__pow5mult>
 8007ab6:	4652      	mov	r2, sl
 8007ab8:	4601      	mov	r1, r0
 8007aba:	4607      	mov	r7, r0
 8007abc:	4620      	mov	r0, r4
 8007abe:	f000 fc31 	bl	8008324 <__multiply>
 8007ac2:	4651      	mov	r1, sl
 8007ac4:	4680      	mov	r8, r0
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f000 fb60 	bl	800818c <_Bfree>
 8007acc:	46c2      	mov	sl, r8
 8007ace:	9b08      	ldr	r3, [sp, #32]
 8007ad0:	1b9a      	subs	r2, r3, r6
 8007ad2:	d004      	beq.n	8007ade <_dtoa_r+0x7b6>
 8007ad4:	4651      	mov	r1, sl
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f000 fcce 	bl	8008478 <__pow5mult>
 8007adc:	4682      	mov	sl, r0
 8007ade:	2101      	movs	r1, #1
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f000 fc09 	bl	80082f8 <__i2b>
 8007ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	4606      	mov	r6, r0
 8007aec:	f340 8081 	ble.w	8007bf2 <_dtoa_r+0x8ca>
 8007af0:	461a      	mov	r2, r3
 8007af2:	4601      	mov	r1, r0
 8007af4:	4620      	mov	r0, r4
 8007af6:	f000 fcbf 	bl	8008478 <__pow5mult>
 8007afa:	9b07      	ldr	r3, [sp, #28]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	4606      	mov	r6, r0
 8007b00:	dd7a      	ble.n	8007bf8 <_dtoa_r+0x8d0>
 8007b02:	f04f 0800 	mov.w	r8, #0
 8007b06:	6933      	ldr	r3, [r6, #16]
 8007b08:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b0c:	6918      	ldr	r0, [r3, #16]
 8007b0e:	f000 fba5 	bl	800825c <__hi0bits>
 8007b12:	f1c0 0020 	rsb	r0, r0, #32
 8007b16:	9b06      	ldr	r3, [sp, #24]
 8007b18:	4418      	add	r0, r3
 8007b1a:	f010 001f 	ands.w	r0, r0, #31
 8007b1e:	f000 8094 	beq.w	8007c4a <_dtoa_r+0x922>
 8007b22:	f1c0 0320 	rsb	r3, r0, #32
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	f340 8085 	ble.w	8007c36 <_dtoa_r+0x90e>
 8007b2c:	9b05      	ldr	r3, [sp, #20]
 8007b2e:	f1c0 001c 	rsb	r0, r0, #28
 8007b32:	4403      	add	r3, r0
 8007b34:	9305      	str	r3, [sp, #20]
 8007b36:	9b06      	ldr	r3, [sp, #24]
 8007b38:	4403      	add	r3, r0
 8007b3a:	4405      	add	r5, r0
 8007b3c:	9306      	str	r3, [sp, #24]
 8007b3e:	9b05      	ldr	r3, [sp, #20]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	dd05      	ble.n	8007b50 <_dtoa_r+0x828>
 8007b44:	4651      	mov	r1, sl
 8007b46:	461a      	mov	r2, r3
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fcef 	bl	800852c <__lshift>
 8007b4e:	4682      	mov	sl, r0
 8007b50:	9b06      	ldr	r3, [sp, #24]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	dd05      	ble.n	8007b62 <_dtoa_r+0x83a>
 8007b56:	4631      	mov	r1, r6
 8007b58:	461a      	mov	r2, r3
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f000 fce6 	bl	800852c <__lshift>
 8007b60:	4606      	mov	r6, r0
 8007b62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d072      	beq.n	8007c4e <_dtoa_r+0x926>
 8007b68:	4631      	mov	r1, r6
 8007b6a:	4650      	mov	r0, sl
 8007b6c:	f000 fd4a 	bl	8008604 <__mcmp>
 8007b70:	2800      	cmp	r0, #0
 8007b72:	da6c      	bge.n	8007c4e <_dtoa_r+0x926>
 8007b74:	2300      	movs	r3, #0
 8007b76:	4651      	mov	r1, sl
 8007b78:	220a      	movs	r2, #10
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f000 fb28 	bl	80081d0 <__multadd>
 8007b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007b86:	4682      	mov	sl, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 81b0 	beq.w	8007eee <_dtoa_r+0xbc6>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	4639      	mov	r1, r7
 8007b92:	220a      	movs	r2, #10
 8007b94:	4620      	mov	r0, r4
 8007b96:	f000 fb1b 	bl	80081d0 <__multadd>
 8007b9a:	9b01      	ldr	r3, [sp, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	4607      	mov	r7, r0
 8007ba0:	f300 8096 	bgt.w	8007cd0 <_dtoa_r+0x9a8>
 8007ba4:	9b07      	ldr	r3, [sp, #28]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	dc59      	bgt.n	8007c5e <_dtoa_r+0x936>
 8007baa:	e091      	b.n	8007cd0 <_dtoa_r+0x9a8>
 8007bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007bb2:	e758      	b.n	8007a66 <_dtoa_r+0x73e>
 8007bb4:	9b04      	ldr	r3, [sp, #16]
 8007bb6:	1e5e      	subs	r6, r3, #1
 8007bb8:	9b08      	ldr	r3, [sp, #32]
 8007bba:	42b3      	cmp	r3, r6
 8007bbc:	bfbf      	itttt	lt
 8007bbe:	9b08      	ldrlt	r3, [sp, #32]
 8007bc0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007bc2:	9608      	strlt	r6, [sp, #32]
 8007bc4:	1af3      	sublt	r3, r6, r3
 8007bc6:	bfb4      	ite	lt
 8007bc8:	18d2      	addlt	r2, r2, r3
 8007bca:	1b9e      	subge	r6, r3, r6
 8007bcc:	9b04      	ldr	r3, [sp, #16]
 8007bce:	bfbc      	itt	lt
 8007bd0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007bd2:	2600      	movlt	r6, #0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	bfb7      	itett	lt
 8007bd8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007bdc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007be0:	1a9d      	sublt	r5, r3, r2
 8007be2:	2300      	movlt	r3, #0
 8007be4:	e741      	b.n	8007a6a <_dtoa_r+0x742>
 8007be6:	9e08      	ldr	r6, [sp, #32]
 8007be8:	9d05      	ldr	r5, [sp, #20]
 8007bea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007bec:	e748      	b.n	8007a80 <_dtoa_r+0x758>
 8007bee:	9a08      	ldr	r2, [sp, #32]
 8007bf0:	e770      	b.n	8007ad4 <_dtoa_r+0x7ac>
 8007bf2:	9b07      	ldr	r3, [sp, #28]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	dc19      	bgt.n	8007c2c <_dtoa_r+0x904>
 8007bf8:	9b02      	ldr	r3, [sp, #8]
 8007bfa:	b9bb      	cbnz	r3, 8007c2c <_dtoa_r+0x904>
 8007bfc:	9b03      	ldr	r3, [sp, #12]
 8007bfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c02:	b99b      	cbnz	r3, 8007c2c <_dtoa_r+0x904>
 8007c04:	9b03      	ldr	r3, [sp, #12]
 8007c06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c0a:	0d1b      	lsrs	r3, r3, #20
 8007c0c:	051b      	lsls	r3, r3, #20
 8007c0e:	b183      	cbz	r3, 8007c32 <_dtoa_r+0x90a>
 8007c10:	9b05      	ldr	r3, [sp, #20]
 8007c12:	3301      	adds	r3, #1
 8007c14:	9305      	str	r3, [sp, #20]
 8007c16:	9b06      	ldr	r3, [sp, #24]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	9306      	str	r3, [sp, #24]
 8007c1c:	f04f 0801 	mov.w	r8, #1
 8007c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f47f af6f 	bne.w	8007b06 <_dtoa_r+0x7de>
 8007c28:	2001      	movs	r0, #1
 8007c2a:	e774      	b.n	8007b16 <_dtoa_r+0x7ee>
 8007c2c:	f04f 0800 	mov.w	r8, #0
 8007c30:	e7f6      	b.n	8007c20 <_dtoa_r+0x8f8>
 8007c32:	4698      	mov	r8, r3
 8007c34:	e7f4      	b.n	8007c20 <_dtoa_r+0x8f8>
 8007c36:	d082      	beq.n	8007b3e <_dtoa_r+0x816>
 8007c38:	9a05      	ldr	r2, [sp, #20]
 8007c3a:	331c      	adds	r3, #28
 8007c3c:	441a      	add	r2, r3
 8007c3e:	9205      	str	r2, [sp, #20]
 8007c40:	9a06      	ldr	r2, [sp, #24]
 8007c42:	441a      	add	r2, r3
 8007c44:	441d      	add	r5, r3
 8007c46:	9206      	str	r2, [sp, #24]
 8007c48:	e779      	b.n	8007b3e <_dtoa_r+0x816>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	e7f4      	b.n	8007c38 <_dtoa_r+0x910>
 8007c4e:	9b04      	ldr	r3, [sp, #16]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	dc37      	bgt.n	8007cc4 <_dtoa_r+0x99c>
 8007c54:	9b07      	ldr	r3, [sp, #28]
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	dd34      	ble.n	8007cc4 <_dtoa_r+0x99c>
 8007c5a:	9b04      	ldr	r3, [sp, #16]
 8007c5c:	9301      	str	r3, [sp, #4]
 8007c5e:	9b01      	ldr	r3, [sp, #4]
 8007c60:	b963      	cbnz	r3, 8007c7c <_dtoa_r+0x954>
 8007c62:	4631      	mov	r1, r6
 8007c64:	2205      	movs	r2, #5
 8007c66:	4620      	mov	r0, r4
 8007c68:	f000 fab2 	bl	80081d0 <__multadd>
 8007c6c:	4601      	mov	r1, r0
 8007c6e:	4606      	mov	r6, r0
 8007c70:	4650      	mov	r0, sl
 8007c72:	f000 fcc7 	bl	8008604 <__mcmp>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f73f adbb 	bgt.w	80077f2 <_dtoa_r+0x4ca>
 8007c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c7e:	9d00      	ldr	r5, [sp, #0]
 8007c80:	ea6f 0b03 	mvn.w	fp, r3
 8007c84:	f04f 0800 	mov.w	r8, #0
 8007c88:	4631      	mov	r1, r6
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	f000 fa7e 	bl	800818c <_Bfree>
 8007c90:	2f00      	cmp	r7, #0
 8007c92:	f43f aeab 	beq.w	80079ec <_dtoa_r+0x6c4>
 8007c96:	f1b8 0f00 	cmp.w	r8, #0
 8007c9a:	d005      	beq.n	8007ca8 <_dtoa_r+0x980>
 8007c9c:	45b8      	cmp	r8, r7
 8007c9e:	d003      	beq.n	8007ca8 <_dtoa_r+0x980>
 8007ca0:	4641      	mov	r1, r8
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f000 fa72 	bl	800818c <_Bfree>
 8007ca8:	4639      	mov	r1, r7
 8007caa:	4620      	mov	r0, r4
 8007cac:	f000 fa6e 	bl	800818c <_Bfree>
 8007cb0:	e69c      	b.n	80079ec <_dtoa_r+0x6c4>
 8007cb2:	2600      	movs	r6, #0
 8007cb4:	4637      	mov	r7, r6
 8007cb6:	e7e1      	b.n	8007c7c <_dtoa_r+0x954>
 8007cb8:	46bb      	mov	fp, r7
 8007cba:	4637      	mov	r7, r6
 8007cbc:	e599      	b.n	80077f2 <_dtoa_r+0x4ca>
 8007cbe:	bf00      	nop
 8007cc0:	40240000 	.word	0x40240000
 8007cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f000 80c8 	beq.w	8007e5c <_dtoa_r+0xb34>
 8007ccc:	9b04      	ldr	r3, [sp, #16]
 8007cce:	9301      	str	r3, [sp, #4]
 8007cd0:	2d00      	cmp	r5, #0
 8007cd2:	dd05      	ble.n	8007ce0 <_dtoa_r+0x9b8>
 8007cd4:	4639      	mov	r1, r7
 8007cd6:	462a      	mov	r2, r5
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f000 fc27 	bl	800852c <__lshift>
 8007cde:	4607      	mov	r7, r0
 8007ce0:	f1b8 0f00 	cmp.w	r8, #0
 8007ce4:	d05b      	beq.n	8007d9e <_dtoa_r+0xa76>
 8007ce6:	6879      	ldr	r1, [r7, #4]
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f000 fa0f 	bl	800810c <_Balloc>
 8007cee:	4605      	mov	r5, r0
 8007cf0:	b928      	cbnz	r0, 8007cfe <_dtoa_r+0x9d6>
 8007cf2:	4b83      	ldr	r3, [pc, #524]	; (8007f00 <_dtoa_r+0xbd8>)
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007cfa:	f7ff bb2e 	b.w	800735a <_dtoa_r+0x32>
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	3202      	adds	r2, #2
 8007d02:	0092      	lsls	r2, r2, #2
 8007d04:	f107 010c 	add.w	r1, r7, #12
 8007d08:	300c      	adds	r0, #12
 8007d0a:	f000 ffab 	bl	8008c64 <memcpy>
 8007d0e:	2201      	movs	r2, #1
 8007d10:	4629      	mov	r1, r5
 8007d12:	4620      	mov	r0, r4
 8007d14:	f000 fc0a 	bl	800852c <__lshift>
 8007d18:	9b00      	ldr	r3, [sp, #0]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	9304      	str	r3, [sp, #16]
 8007d1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d22:	4413      	add	r3, r2
 8007d24:	9308      	str	r3, [sp, #32]
 8007d26:	9b02      	ldr	r3, [sp, #8]
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	46b8      	mov	r8, r7
 8007d2e:	9306      	str	r3, [sp, #24]
 8007d30:	4607      	mov	r7, r0
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	4631      	mov	r1, r6
 8007d36:	3b01      	subs	r3, #1
 8007d38:	4650      	mov	r0, sl
 8007d3a:	9301      	str	r3, [sp, #4]
 8007d3c:	f7ff fa6b 	bl	8007216 <quorem>
 8007d40:	4641      	mov	r1, r8
 8007d42:	9002      	str	r0, [sp, #8]
 8007d44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d48:	4650      	mov	r0, sl
 8007d4a:	f000 fc5b 	bl	8008604 <__mcmp>
 8007d4e:	463a      	mov	r2, r7
 8007d50:	9005      	str	r0, [sp, #20]
 8007d52:	4631      	mov	r1, r6
 8007d54:	4620      	mov	r0, r4
 8007d56:	f000 fc71 	bl	800863c <__mdiff>
 8007d5a:	68c2      	ldr	r2, [r0, #12]
 8007d5c:	4605      	mov	r5, r0
 8007d5e:	bb02      	cbnz	r2, 8007da2 <_dtoa_r+0xa7a>
 8007d60:	4601      	mov	r1, r0
 8007d62:	4650      	mov	r0, sl
 8007d64:	f000 fc4e 	bl	8008604 <__mcmp>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d70:	f000 fa0c 	bl	800818c <_Bfree>
 8007d74:	9b07      	ldr	r3, [sp, #28]
 8007d76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d78:	9d04      	ldr	r5, [sp, #16]
 8007d7a:	ea43 0102 	orr.w	r1, r3, r2
 8007d7e:	9b06      	ldr	r3, [sp, #24]
 8007d80:	4319      	orrs	r1, r3
 8007d82:	d110      	bne.n	8007da6 <_dtoa_r+0xa7e>
 8007d84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007d88:	d029      	beq.n	8007dde <_dtoa_r+0xab6>
 8007d8a:	9b05      	ldr	r3, [sp, #20]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	dd02      	ble.n	8007d96 <_dtoa_r+0xa6e>
 8007d90:	9b02      	ldr	r3, [sp, #8]
 8007d92:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007d96:	9b01      	ldr	r3, [sp, #4]
 8007d98:	f883 9000 	strb.w	r9, [r3]
 8007d9c:	e774      	b.n	8007c88 <_dtoa_r+0x960>
 8007d9e:	4638      	mov	r0, r7
 8007da0:	e7ba      	b.n	8007d18 <_dtoa_r+0x9f0>
 8007da2:	2201      	movs	r2, #1
 8007da4:	e7e1      	b.n	8007d6a <_dtoa_r+0xa42>
 8007da6:	9b05      	ldr	r3, [sp, #20]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	db04      	blt.n	8007db6 <_dtoa_r+0xa8e>
 8007dac:	9907      	ldr	r1, [sp, #28]
 8007dae:	430b      	orrs	r3, r1
 8007db0:	9906      	ldr	r1, [sp, #24]
 8007db2:	430b      	orrs	r3, r1
 8007db4:	d120      	bne.n	8007df8 <_dtoa_r+0xad0>
 8007db6:	2a00      	cmp	r2, #0
 8007db8:	dded      	ble.n	8007d96 <_dtoa_r+0xa6e>
 8007dba:	4651      	mov	r1, sl
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f000 fbb4 	bl	800852c <__lshift>
 8007dc4:	4631      	mov	r1, r6
 8007dc6:	4682      	mov	sl, r0
 8007dc8:	f000 fc1c 	bl	8008604 <__mcmp>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	dc03      	bgt.n	8007dd8 <_dtoa_r+0xab0>
 8007dd0:	d1e1      	bne.n	8007d96 <_dtoa_r+0xa6e>
 8007dd2:	f019 0f01 	tst.w	r9, #1
 8007dd6:	d0de      	beq.n	8007d96 <_dtoa_r+0xa6e>
 8007dd8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ddc:	d1d8      	bne.n	8007d90 <_dtoa_r+0xa68>
 8007dde:	9a01      	ldr	r2, [sp, #4]
 8007de0:	2339      	movs	r3, #57	; 0x39
 8007de2:	7013      	strb	r3, [r2, #0]
 8007de4:	462b      	mov	r3, r5
 8007de6:	461d      	mov	r5, r3
 8007de8:	3b01      	subs	r3, #1
 8007dea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007dee:	2a39      	cmp	r2, #57	; 0x39
 8007df0:	d06c      	beq.n	8007ecc <_dtoa_r+0xba4>
 8007df2:	3201      	adds	r2, #1
 8007df4:	701a      	strb	r2, [r3, #0]
 8007df6:	e747      	b.n	8007c88 <_dtoa_r+0x960>
 8007df8:	2a00      	cmp	r2, #0
 8007dfa:	dd07      	ble.n	8007e0c <_dtoa_r+0xae4>
 8007dfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007e00:	d0ed      	beq.n	8007dde <_dtoa_r+0xab6>
 8007e02:	9a01      	ldr	r2, [sp, #4]
 8007e04:	f109 0301 	add.w	r3, r9, #1
 8007e08:	7013      	strb	r3, [r2, #0]
 8007e0a:	e73d      	b.n	8007c88 <_dtoa_r+0x960>
 8007e0c:	9b04      	ldr	r3, [sp, #16]
 8007e0e:	9a08      	ldr	r2, [sp, #32]
 8007e10:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d043      	beq.n	8007ea0 <_dtoa_r+0xb78>
 8007e18:	4651      	mov	r1, sl
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	220a      	movs	r2, #10
 8007e1e:	4620      	mov	r0, r4
 8007e20:	f000 f9d6 	bl	80081d0 <__multadd>
 8007e24:	45b8      	cmp	r8, r7
 8007e26:	4682      	mov	sl, r0
 8007e28:	f04f 0300 	mov.w	r3, #0
 8007e2c:	f04f 020a 	mov.w	r2, #10
 8007e30:	4641      	mov	r1, r8
 8007e32:	4620      	mov	r0, r4
 8007e34:	d107      	bne.n	8007e46 <_dtoa_r+0xb1e>
 8007e36:	f000 f9cb 	bl	80081d0 <__multadd>
 8007e3a:	4680      	mov	r8, r0
 8007e3c:	4607      	mov	r7, r0
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	3301      	adds	r3, #1
 8007e42:	9304      	str	r3, [sp, #16]
 8007e44:	e775      	b.n	8007d32 <_dtoa_r+0xa0a>
 8007e46:	f000 f9c3 	bl	80081d0 <__multadd>
 8007e4a:	4639      	mov	r1, r7
 8007e4c:	4680      	mov	r8, r0
 8007e4e:	2300      	movs	r3, #0
 8007e50:	220a      	movs	r2, #10
 8007e52:	4620      	mov	r0, r4
 8007e54:	f000 f9bc 	bl	80081d0 <__multadd>
 8007e58:	4607      	mov	r7, r0
 8007e5a:	e7f0      	b.n	8007e3e <_dtoa_r+0xb16>
 8007e5c:	9b04      	ldr	r3, [sp, #16]
 8007e5e:	9301      	str	r3, [sp, #4]
 8007e60:	9d00      	ldr	r5, [sp, #0]
 8007e62:	4631      	mov	r1, r6
 8007e64:	4650      	mov	r0, sl
 8007e66:	f7ff f9d6 	bl	8007216 <quorem>
 8007e6a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007e6e:	9b00      	ldr	r3, [sp, #0]
 8007e70:	f805 9b01 	strb.w	r9, [r5], #1
 8007e74:	1aea      	subs	r2, r5, r3
 8007e76:	9b01      	ldr	r3, [sp, #4]
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	dd07      	ble.n	8007e8c <_dtoa_r+0xb64>
 8007e7c:	4651      	mov	r1, sl
 8007e7e:	2300      	movs	r3, #0
 8007e80:	220a      	movs	r2, #10
 8007e82:	4620      	mov	r0, r4
 8007e84:	f000 f9a4 	bl	80081d0 <__multadd>
 8007e88:	4682      	mov	sl, r0
 8007e8a:	e7ea      	b.n	8007e62 <_dtoa_r+0xb3a>
 8007e8c:	9b01      	ldr	r3, [sp, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	bfc8      	it	gt
 8007e92:	461d      	movgt	r5, r3
 8007e94:	9b00      	ldr	r3, [sp, #0]
 8007e96:	bfd8      	it	le
 8007e98:	2501      	movle	r5, #1
 8007e9a:	441d      	add	r5, r3
 8007e9c:	f04f 0800 	mov.w	r8, #0
 8007ea0:	4651      	mov	r1, sl
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	f000 fb41 	bl	800852c <__lshift>
 8007eaa:	4631      	mov	r1, r6
 8007eac:	4682      	mov	sl, r0
 8007eae:	f000 fba9 	bl	8008604 <__mcmp>
 8007eb2:	2800      	cmp	r0, #0
 8007eb4:	dc96      	bgt.n	8007de4 <_dtoa_r+0xabc>
 8007eb6:	d102      	bne.n	8007ebe <_dtoa_r+0xb96>
 8007eb8:	f019 0f01 	tst.w	r9, #1
 8007ebc:	d192      	bne.n	8007de4 <_dtoa_r+0xabc>
 8007ebe:	462b      	mov	r3, r5
 8007ec0:	461d      	mov	r5, r3
 8007ec2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ec6:	2a30      	cmp	r2, #48	; 0x30
 8007ec8:	d0fa      	beq.n	8007ec0 <_dtoa_r+0xb98>
 8007eca:	e6dd      	b.n	8007c88 <_dtoa_r+0x960>
 8007ecc:	9a00      	ldr	r2, [sp, #0]
 8007ece:	429a      	cmp	r2, r3
 8007ed0:	d189      	bne.n	8007de6 <_dtoa_r+0xabe>
 8007ed2:	f10b 0b01 	add.w	fp, fp, #1
 8007ed6:	2331      	movs	r3, #49	; 0x31
 8007ed8:	e796      	b.n	8007e08 <_dtoa_r+0xae0>
 8007eda:	4b0a      	ldr	r3, [pc, #40]	; (8007f04 <_dtoa_r+0xbdc>)
 8007edc:	f7ff ba99 	b.w	8007412 <_dtoa_r+0xea>
 8007ee0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f47f aa6d 	bne.w	80073c2 <_dtoa_r+0x9a>
 8007ee8:	4b07      	ldr	r3, [pc, #28]	; (8007f08 <_dtoa_r+0xbe0>)
 8007eea:	f7ff ba92 	b.w	8007412 <_dtoa_r+0xea>
 8007eee:	9b01      	ldr	r3, [sp, #4]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	dcb5      	bgt.n	8007e60 <_dtoa_r+0xb38>
 8007ef4:	9b07      	ldr	r3, [sp, #28]
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	f73f aeb1 	bgt.w	8007c5e <_dtoa_r+0x936>
 8007efc:	e7b0      	b.n	8007e60 <_dtoa_r+0xb38>
 8007efe:	bf00      	nop
 8007f00:	08009414 	.word	0x08009414
 8007f04:	08009374 	.word	0x08009374
 8007f08:	08009398 	.word	0x08009398

08007f0c <_free_r>:
 8007f0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f0e:	2900      	cmp	r1, #0
 8007f10:	d044      	beq.n	8007f9c <_free_r+0x90>
 8007f12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f16:	9001      	str	r0, [sp, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f1a1 0404 	sub.w	r4, r1, #4
 8007f1e:	bfb8      	it	lt
 8007f20:	18e4      	addlt	r4, r4, r3
 8007f22:	f000 f8e7 	bl	80080f4 <__malloc_lock>
 8007f26:	4a1e      	ldr	r2, [pc, #120]	; (8007fa0 <_free_r+0x94>)
 8007f28:	9801      	ldr	r0, [sp, #4]
 8007f2a:	6813      	ldr	r3, [r2, #0]
 8007f2c:	b933      	cbnz	r3, 8007f3c <_free_r+0x30>
 8007f2e:	6063      	str	r3, [r4, #4]
 8007f30:	6014      	str	r4, [r2, #0]
 8007f32:	b003      	add	sp, #12
 8007f34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f38:	f000 b8e2 	b.w	8008100 <__malloc_unlock>
 8007f3c:	42a3      	cmp	r3, r4
 8007f3e:	d908      	bls.n	8007f52 <_free_r+0x46>
 8007f40:	6825      	ldr	r5, [r4, #0]
 8007f42:	1961      	adds	r1, r4, r5
 8007f44:	428b      	cmp	r3, r1
 8007f46:	bf01      	itttt	eq
 8007f48:	6819      	ldreq	r1, [r3, #0]
 8007f4a:	685b      	ldreq	r3, [r3, #4]
 8007f4c:	1949      	addeq	r1, r1, r5
 8007f4e:	6021      	streq	r1, [r4, #0]
 8007f50:	e7ed      	b.n	8007f2e <_free_r+0x22>
 8007f52:	461a      	mov	r2, r3
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	b10b      	cbz	r3, 8007f5c <_free_r+0x50>
 8007f58:	42a3      	cmp	r3, r4
 8007f5a:	d9fa      	bls.n	8007f52 <_free_r+0x46>
 8007f5c:	6811      	ldr	r1, [r2, #0]
 8007f5e:	1855      	adds	r5, r2, r1
 8007f60:	42a5      	cmp	r5, r4
 8007f62:	d10b      	bne.n	8007f7c <_free_r+0x70>
 8007f64:	6824      	ldr	r4, [r4, #0]
 8007f66:	4421      	add	r1, r4
 8007f68:	1854      	adds	r4, r2, r1
 8007f6a:	42a3      	cmp	r3, r4
 8007f6c:	6011      	str	r1, [r2, #0]
 8007f6e:	d1e0      	bne.n	8007f32 <_free_r+0x26>
 8007f70:	681c      	ldr	r4, [r3, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	6053      	str	r3, [r2, #4]
 8007f76:	440c      	add	r4, r1
 8007f78:	6014      	str	r4, [r2, #0]
 8007f7a:	e7da      	b.n	8007f32 <_free_r+0x26>
 8007f7c:	d902      	bls.n	8007f84 <_free_r+0x78>
 8007f7e:	230c      	movs	r3, #12
 8007f80:	6003      	str	r3, [r0, #0]
 8007f82:	e7d6      	b.n	8007f32 <_free_r+0x26>
 8007f84:	6825      	ldr	r5, [r4, #0]
 8007f86:	1961      	adds	r1, r4, r5
 8007f88:	428b      	cmp	r3, r1
 8007f8a:	bf04      	itt	eq
 8007f8c:	6819      	ldreq	r1, [r3, #0]
 8007f8e:	685b      	ldreq	r3, [r3, #4]
 8007f90:	6063      	str	r3, [r4, #4]
 8007f92:	bf04      	itt	eq
 8007f94:	1949      	addeq	r1, r1, r5
 8007f96:	6021      	streq	r1, [r4, #0]
 8007f98:	6054      	str	r4, [r2, #4]
 8007f9a:	e7ca      	b.n	8007f32 <_free_r+0x26>
 8007f9c:	b003      	add	sp, #12
 8007f9e:	bd30      	pop	{r4, r5, pc}
 8007fa0:	20000640 	.word	0x20000640

08007fa4 <malloc>:
 8007fa4:	4b02      	ldr	r3, [pc, #8]	; (8007fb0 <malloc+0xc>)
 8007fa6:	4601      	mov	r1, r0
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	f000 b823 	b.w	8007ff4 <_malloc_r>
 8007fae:	bf00      	nop
 8007fb0:	200000c8 	.word	0x200000c8

08007fb4 <sbrk_aligned>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	4e0e      	ldr	r6, [pc, #56]	; (8007ff0 <sbrk_aligned+0x3c>)
 8007fb8:	460c      	mov	r4, r1
 8007fba:	6831      	ldr	r1, [r6, #0]
 8007fbc:	4605      	mov	r5, r0
 8007fbe:	b911      	cbnz	r1, 8007fc6 <sbrk_aligned+0x12>
 8007fc0:	f000 fe40 	bl	8008c44 <_sbrk_r>
 8007fc4:	6030      	str	r0, [r6, #0]
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4628      	mov	r0, r5
 8007fca:	f000 fe3b 	bl	8008c44 <_sbrk_r>
 8007fce:	1c43      	adds	r3, r0, #1
 8007fd0:	d00a      	beq.n	8007fe8 <sbrk_aligned+0x34>
 8007fd2:	1cc4      	adds	r4, r0, #3
 8007fd4:	f024 0403 	bic.w	r4, r4, #3
 8007fd8:	42a0      	cmp	r0, r4
 8007fda:	d007      	beq.n	8007fec <sbrk_aligned+0x38>
 8007fdc:	1a21      	subs	r1, r4, r0
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f000 fe30 	bl	8008c44 <_sbrk_r>
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	d101      	bne.n	8007fec <sbrk_aligned+0x38>
 8007fe8:	f04f 34ff 	mov.w	r4, #4294967295
 8007fec:	4620      	mov	r0, r4
 8007fee:	bd70      	pop	{r4, r5, r6, pc}
 8007ff0:	20000644 	.word	0x20000644

08007ff4 <_malloc_r>:
 8007ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff8:	1ccd      	adds	r5, r1, #3
 8007ffa:	f025 0503 	bic.w	r5, r5, #3
 8007ffe:	3508      	adds	r5, #8
 8008000:	2d0c      	cmp	r5, #12
 8008002:	bf38      	it	cc
 8008004:	250c      	movcc	r5, #12
 8008006:	2d00      	cmp	r5, #0
 8008008:	4607      	mov	r7, r0
 800800a:	db01      	blt.n	8008010 <_malloc_r+0x1c>
 800800c:	42a9      	cmp	r1, r5
 800800e:	d905      	bls.n	800801c <_malloc_r+0x28>
 8008010:	230c      	movs	r3, #12
 8008012:	603b      	str	r3, [r7, #0]
 8008014:	2600      	movs	r6, #0
 8008016:	4630      	mov	r0, r6
 8008018:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800801c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80080f0 <_malloc_r+0xfc>
 8008020:	f000 f868 	bl	80080f4 <__malloc_lock>
 8008024:	f8d8 3000 	ldr.w	r3, [r8]
 8008028:	461c      	mov	r4, r3
 800802a:	bb5c      	cbnz	r4, 8008084 <_malloc_r+0x90>
 800802c:	4629      	mov	r1, r5
 800802e:	4638      	mov	r0, r7
 8008030:	f7ff ffc0 	bl	8007fb4 <sbrk_aligned>
 8008034:	1c43      	adds	r3, r0, #1
 8008036:	4604      	mov	r4, r0
 8008038:	d155      	bne.n	80080e6 <_malloc_r+0xf2>
 800803a:	f8d8 4000 	ldr.w	r4, [r8]
 800803e:	4626      	mov	r6, r4
 8008040:	2e00      	cmp	r6, #0
 8008042:	d145      	bne.n	80080d0 <_malloc_r+0xdc>
 8008044:	2c00      	cmp	r4, #0
 8008046:	d048      	beq.n	80080da <_malloc_r+0xe6>
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	4631      	mov	r1, r6
 800804c:	4638      	mov	r0, r7
 800804e:	eb04 0903 	add.w	r9, r4, r3
 8008052:	f000 fdf7 	bl	8008c44 <_sbrk_r>
 8008056:	4581      	cmp	r9, r0
 8008058:	d13f      	bne.n	80080da <_malloc_r+0xe6>
 800805a:	6821      	ldr	r1, [r4, #0]
 800805c:	1a6d      	subs	r5, r5, r1
 800805e:	4629      	mov	r1, r5
 8008060:	4638      	mov	r0, r7
 8008062:	f7ff ffa7 	bl	8007fb4 <sbrk_aligned>
 8008066:	3001      	adds	r0, #1
 8008068:	d037      	beq.n	80080da <_malloc_r+0xe6>
 800806a:	6823      	ldr	r3, [r4, #0]
 800806c:	442b      	add	r3, r5
 800806e:	6023      	str	r3, [r4, #0]
 8008070:	f8d8 3000 	ldr.w	r3, [r8]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d038      	beq.n	80080ea <_malloc_r+0xf6>
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	42a2      	cmp	r2, r4
 800807c:	d12b      	bne.n	80080d6 <_malloc_r+0xe2>
 800807e:	2200      	movs	r2, #0
 8008080:	605a      	str	r2, [r3, #4]
 8008082:	e00f      	b.n	80080a4 <_malloc_r+0xb0>
 8008084:	6822      	ldr	r2, [r4, #0]
 8008086:	1b52      	subs	r2, r2, r5
 8008088:	d41f      	bmi.n	80080ca <_malloc_r+0xd6>
 800808a:	2a0b      	cmp	r2, #11
 800808c:	d917      	bls.n	80080be <_malloc_r+0xca>
 800808e:	1961      	adds	r1, r4, r5
 8008090:	42a3      	cmp	r3, r4
 8008092:	6025      	str	r5, [r4, #0]
 8008094:	bf18      	it	ne
 8008096:	6059      	strne	r1, [r3, #4]
 8008098:	6863      	ldr	r3, [r4, #4]
 800809a:	bf08      	it	eq
 800809c:	f8c8 1000 	streq.w	r1, [r8]
 80080a0:	5162      	str	r2, [r4, r5]
 80080a2:	604b      	str	r3, [r1, #4]
 80080a4:	4638      	mov	r0, r7
 80080a6:	f104 060b 	add.w	r6, r4, #11
 80080aa:	f000 f829 	bl	8008100 <__malloc_unlock>
 80080ae:	f026 0607 	bic.w	r6, r6, #7
 80080b2:	1d23      	adds	r3, r4, #4
 80080b4:	1af2      	subs	r2, r6, r3
 80080b6:	d0ae      	beq.n	8008016 <_malloc_r+0x22>
 80080b8:	1b9b      	subs	r3, r3, r6
 80080ba:	50a3      	str	r3, [r4, r2]
 80080bc:	e7ab      	b.n	8008016 <_malloc_r+0x22>
 80080be:	42a3      	cmp	r3, r4
 80080c0:	6862      	ldr	r2, [r4, #4]
 80080c2:	d1dd      	bne.n	8008080 <_malloc_r+0x8c>
 80080c4:	f8c8 2000 	str.w	r2, [r8]
 80080c8:	e7ec      	b.n	80080a4 <_malloc_r+0xb0>
 80080ca:	4623      	mov	r3, r4
 80080cc:	6864      	ldr	r4, [r4, #4]
 80080ce:	e7ac      	b.n	800802a <_malloc_r+0x36>
 80080d0:	4634      	mov	r4, r6
 80080d2:	6876      	ldr	r6, [r6, #4]
 80080d4:	e7b4      	b.n	8008040 <_malloc_r+0x4c>
 80080d6:	4613      	mov	r3, r2
 80080d8:	e7cc      	b.n	8008074 <_malloc_r+0x80>
 80080da:	230c      	movs	r3, #12
 80080dc:	603b      	str	r3, [r7, #0]
 80080de:	4638      	mov	r0, r7
 80080e0:	f000 f80e 	bl	8008100 <__malloc_unlock>
 80080e4:	e797      	b.n	8008016 <_malloc_r+0x22>
 80080e6:	6025      	str	r5, [r4, #0]
 80080e8:	e7dc      	b.n	80080a4 <_malloc_r+0xb0>
 80080ea:	605b      	str	r3, [r3, #4]
 80080ec:	deff      	udf	#255	; 0xff
 80080ee:	bf00      	nop
 80080f0:	20000640 	.word	0x20000640

080080f4 <__malloc_lock>:
 80080f4:	4801      	ldr	r0, [pc, #4]	; (80080fc <__malloc_lock+0x8>)
 80080f6:	f7ff b88c 	b.w	8007212 <__retarget_lock_acquire_recursive>
 80080fa:	bf00      	nop
 80080fc:	2000063c 	.word	0x2000063c

08008100 <__malloc_unlock>:
 8008100:	4801      	ldr	r0, [pc, #4]	; (8008108 <__malloc_unlock+0x8>)
 8008102:	f7ff b887 	b.w	8007214 <__retarget_lock_release_recursive>
 8008106:	bf00      	nop
 8008108:	2000063c 	.word	0x2000063c

0800810c <_Balloc>:
 800810c:	b570      	push	{r4, r5, r6, lr}
 800810e:	69c6      	ldr	r6, [r0, #28]
 8008110:	4604      	mov	r4, r0
 8008112:	460d      	mov	r5, r1
 8008114:	b976      	cbnz	r6, 8008134 <_Balloc+0x28>
 8008116:	2010      	movs	r0, #16
 8008118:	f7ff ff44 	bl	8007fa4 <malloc>
 800811c:	4602      	mov	r2, r0
 800811e:	61e0      	str	r0, [r4, #28]
 8008120:	b920      	cbnz	r0, 800812c <_Balloc+0x20>
 8008122:	4b18      	ldr	r3, [pc, #96]	; (8008184 <_Balloc+0x78>)
 8008124:	4818      	ldr	r0, [pc, #96]	; (8008188 <_Balloc+0x7c>)
 8008126:	216b      	movs	r1, #107	; 0x6b
 8008128:	f000 fdaa 	bl	8008c80 <__assert_func>
 800812c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008130:	6006      	str	r6, [r0, #0]
 8008132:	60c6      	str	r6, [r0, #12]
 8008134:	69e6      	ldr	r6, [r4, #28]
 8008136:	68f3      	ldr	r3, [r6, #12]
 8008138:	b183      	cbz	r3, 800815c <_Balloc+0x50>
 800813a:	69e3      	ldr	r3, [r4, #28]
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008142:	b9b8      	cbnz	r0, 8008174 <_Balloc+0x68>
 8008144:	2101      	movs	r1, #1
 8008146:	fa01 f605 	lsl.w	r6, r1, r5
 800814a:	1d72      	adds	r2, r6, #5
 800814c:	0092      	lsls	r2, r2, #2
 800814e:	4620      	mov	r0, r4
 8008150:	f000 fdb4 	bl	8008cbc <_calloc_r>
 8008154:	b160      	cbz	r0, 8008170 <_Balloc+0x64>
 8008156:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800815a:	e00e      	b.n	800817a <_Balloc+0x6e>
 800815c:	2221      	movs	r2, #33	; 0x21
 800815e:	2104      	movs	r1, #4
 8008160:	4620      	mov	r0, r4
 8008162:	f000 fdab 	bl	8008cbc <_calloc_r>
 8008166:	69e3      	ldr	r3, [r4, #28]
 8008168:	60f0      	str	r0, [r6, #12]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e4      	bne.n	800813a <_Balloc+0x2e>
 8008170:	2000      	movs	r0, #0
 8008172:	bd70      	pop	{r4, r5, r6, pc}
 8008174:	6802      	ldr	r2, [r0, #0]
 8008176:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800817a:	2300      	movs	r3, #0
 800817c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008180:	e7f7      	b.n	8008172 <_Balloc+0x66>
 8008182:	bf00      	nop
 8008184:	080093a5 	.word	0x080093a5
 8008188:	08009425 	.word	0x08009425

0800818c <_Bfree>:
 800818c:	b570      	push	{r4, r5, r6, lr}
 800818e:	69c6      	ldr	r6, [r0, #28]
 8008190:	4605      	mov	r5, r0
 8008192:	460c      	mov	r4, r1
 8008194:	b976      	cbnz	r6, 80081b4 <_Bfree+0x28>
 8008196:	2010      	movs	r0, #16
 8008198:	f7ff ff04 	bl	8007fa4 <malloc>
 800819c:	4602      	mov	r2, r0
 800819e:	61e8      	str	r0, [r5, #28]
 80081a0:	b920      	cbnz	r0, 80081ac <_Bfree+0x20>
 80081a2:	4b09      	ldr	r3, [pc, #36]	; (80081c8 <_Bfree+0x3c>)
 80081a4:	4809      	ldr	r0, [pc, #36]	; (80081cc <_Bfree+0x40>)
 80081a6:	218f      	movs	r1, #143	; 0x8f
 80081a8:	f000 fd6a 	bl	8008c80 <__assert_func>
 80081ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081b0:	6006      	str	r6, [r0, #0]
 80081b2:	60c6      	str	r6, [r0, #12]
 80081b4:	b13c      	cbz	r4, 80081c6 <_Bfree+0x3a>
 80081b6:	69eb      	ldr	r3, [r5, #28]
 80081b8:	6862      	ldr	r2, [r4, #4]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081c0:	6021      	str	r1, [r4, #0]
 80081c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081c6:	bd70      	pop	{r4, r5, r6, pc}
 80081c8:	080093a5 	.word	0x080093a5
 80081cc:	08009425 	.word	0x08009425

080081d0 <__multadd>:
 80081d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d4:	690d      	ldr	r5, [r1, #16]
 80081d6:	4607      	mov	r7, r0
 80081d8:	460c      	mov	r4, r1
 80081da:	461e      	mov	r6, r3
 80081dc:	f101 0c14 	add.w	ip, r1, #20
 80081e0:	2000      	movs	r0, #0
 80081e2:	f8dc 3000 	ldr.w	r3, [ip]
 80081e6:	b299      	uxth	r1, r3
 80081e8:	fb02 6101 	mla	r1, r2, r1, r6
 80081ec:	0c1e      	lsrs	r6, r3, #16
 80081ee:	0c0b      	lsrs	r3, r1, #16
 80081f0:	fb02 3306 	mla	r3, r2, r6, r3
 80081f4:	b289      	uxth	r1, r1
 80081f6:	3001      	adds	r0, #1
 80081f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081fc:	4285      	cmp	r5, r0
 80081fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008202:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008206:	dcec      	bgt.n	80081e2 <__multadd+0x12>
 8008208:	b30e      	cbz	r6, 800824e <__multadd+0x7e>
 800820a:	68a3      	ldr	r3, [r4, #8]
 800820c:	42ab      	cmp	r3, r5
 800820e:	dc19      	bgt.n	8008244 <__multadd+0x74>
 8008210:	6861      	ldr	r1, [r4, #4]
 8008212:	4638      	mov	r0, r7
 8008214:	3101      	adds	r1, #1
 8008216:	f7ff ff79 	bl	800810c <_Balloc>
 800821a:	4680      	mov	r8, r0
 800821c:	b928      	cbnz	r0, 800822a <__multadd+0x5a>
 800821e:	4602      	mov	r2, r0
 8008220:	4b0c      	ldr	r3, [pc, #48]	; (8008254 <__multadd+0x84>)
 8008222:	480d      	ldr	r0, [pc, #52]	; (8008258 <__multadd+0x88>)
 8008224:	21ba      	movs	r1, #186	; 0xba
 8008226:	f000 fd2b 	bl	8008c80 <__assert_func>
 800822a:	6922      	ldr	r2, [r4, #16]
 800822c:	3202      	adds	r2, #2
 800822e:	f104 010c 	add.w	r1, r4, #12
 8008232:	0092      	lsls	r2, r2, #2
 8008234:	300c      	adds	r0, #12
 8008236:	f000 fd15 	bl	8008c64 <memcpy>
 800823a:	4621      	mov	r1, r4
 800823c:	4638      	mov	r0, r7
 800823e:	f7ff ffa5 	bl	800818c <_Bfree>
 8008242:	4644      	mov	r4, r8
 8008244:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008248:	3501      	adds	r5, #1
 800824a:	615e      	str	r6, [r3, #20]
 800824c:	6125      	str	r5, [r4, #16]
 800824e:	4620      	mov	r0, r4
 8008250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008254:	08009414 	.word	0x08009414
 8008258:	08009425 	.word	0x08009425

0800825c <__hi0bits>:
 800825c:	0c03      	lsrs	r3, r0, #16
 800825e:	041b      	lsls	r3, r3, #16
 8008260:	b9d3      	cbnz	r3, 8008298 <__hi0bits+0x3c>
 8008262:	0400      	lsls	r0, r0, #16
 8008264:	2310      	movs	r3, #16
 8008266:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800826a:	bf04      	itt	eq
 800826c:	0200      	lsleq	r0, r0, #8
 800826e:	3308      	addeq	r3, #8
 8008270:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008274:	bf04      	itt	eq
 8008276:	0100      	lsleq	r0, r0, #4
 8008278:	3304      	addeq	r3, #4
 800827a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800827e:	bf04      	itt	eq
 8008280:	0080      	lsleq	r0, r0, #2
 8008282:	3302      	addeq	r3, #2
 8008284:	2800      	cmp	r0, #0
 8008286:	db05      	blt.n	8008294 <__hi0bits+0x38>
 8008288:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800828c:	f103 0301 	add.w	r3, r3, #1
 8008290:	bf08      	it	eq
 8008292:	2320      	moveq	r3, #32
 8008294:	4618      	mov	r0, r3
 8008296:	4770      	bx	lr
 8008298:	2300      	movs	r3, #0
 800829a:	e7e4      	b.n	8008266 <__hi0bits+0xa>

0800829c <__lo0bits>:
 800829c:	6803      	ldr	r3, [r0, #0]
 800829e:	f013 0207 	ands.w	r2, r3, #7
 80082a2:	d00c      	beq.n	80082be <__lo0bits+0x22>
 80082a4:	07d9      	lsls	r1, r3, #31
 80082a6:	d422      	bmi.n	80082ee <__lo0bits+0x52>
 80082a8:	079a      	lsls	r2, r3, #30
 80082aa:	bf49      	itett	mi
 80082ac:	085b      	lsrmi	r3, r3, #1
 80082ae:	089b      	lsrpl	r3, r3, #2
 80082b0:	6003      	strmi	r3, [r0, #0]
 80082b2:	2201      	movmi	r2, #1
 80082b4:	bf5c      	itt	pl
 80082b6:	6003      	strpl	r3, [r0, #0]
 80082b8:	2202      	movpl	r2, #2
 80082ba:	4610      	mov	r0, r2
 80082bc:	4770      	bx	lr
 80082be:	b299      	uxth	r1, r3
 80082c0:	b909      	cbnz	r1, 80082c6 <__lo0bits+0x2a>
 80082c2:	0c1b      	lsrs	r3, r3, #16
 80082c4:	2210      	movs	r2, #16
 80082c6:	b2d9      	uxtb	r1, r3
 80082c8:	b909      	cbnz	r1, 80082ce <__lo0bits+0x32>
 80082ca:	3208      	adds	r2, #8
 80082cc:	0a1b      	lsrs	r3, r3, #8
 80082ce:	0719      	lsls	r1, r3, #28
 80082d0:	bf04      	itt	eq
 80082d2:	091b      	lsreq	r3, r3, #4
 80082d4:	3204      	addeq	r2, #4
 80082d6:	0799      	lsls	r1, r3, #30
 80082d8:	bf04      	itt	eq
 80082da:	089b      	lsreq	r3, r3, #2
 80082dc:	3202      	addeq	r2, #2
 80082de:	07d9      	lsls	r1, r3, #31
 80082e0:	d403      	bmi.n	80082ea <__lo0bits+0x4e>
 80082e2:	085b      	lsrs	r3, r3, #1
 80082e4:	f102 0201 	add.w	r2, r2, #1
 80082e8:	d003      	beq.n	80082f2 <__lo0bits+0x56>
 80082ea:	6003      	str	r3, [r0, #0]
 80082ec:	e7e5      	b.n	80082ba <__lo0bits+0x1e>
 80082ee:	2200      	movs	r2, #0
 80082f0:	e7e3      	b.n	80082ba <__lo0bits+0x1e>
 80082f2:	2220      	movs	r2, #32
 80082f4:	e7e1      	b.n	80082ba <__lo0bits+0x1e>
	...

080082f8 <__i2b>:
 80082f8:	b510      	push	{r4, lr}
 80082fa:	460c      	mov	r4, r1
 80082fc:	2101      	movs	r1, #1
 80082fe:	f7ff ff05 	bl	800810c <_Balloc>
 8008302:	4602      	mov	r2, r0
 8008304:	b928      	cbnz	r0, 8008312 <__i2b+0x1a>
 8008306:	4b05      	ldr	r3, [pc, #20]	; (800831c <__i2b+0x24>)
 8008308:	4805      	ldr	r0, [pc, #20]	; (8008320 <__i2b+0x28>)
 800830a:	f240 1145 	movw	r1, #325	; 0x145
 800830e:	f000 fcb7 	bl	8008c80 <__assert_func>
 8008312:	2301      	movs	r3, #1
 8008314:	6144      	str	r4, [r0, #20]
 8008316:	6103      	str	r3, [r0, #16]
 8008318:	bd10      	pop	{r4, pc}
 800831a:	bf00      	nop
 800831c:	08009414 	.word	0x08009414
 8008320:	08009425 	.word	0x08009425

08008324 <__multiply>:
 8008324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008328:	4691      	mov	r9, r2
 800832a:	690a      	ldr	r2, [r1, #16]
 800832c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008330:	429a      	cmp	r2, r3
 8008332:	bfb8      	it	lt
 8008334:	460b      	movlt	r3, r1
 8008336:	460c      	mov	r4, r1
 8008338:	bfbc      	itt	lt
 800833a:	464c      	movlt	r4, r9
 800833c:	4699      	movlt	r9, r3
 800833e:	6927      	ldr	r7, [r4, #16]
 8008340:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008344:	68a3      	ldr	r3, [r4, #8]
 8008346:	6861      	ldr	r1, [r4, #4]
 8008348:	eb07 060a 	add.w	r6, r7, sl
 800834c:	42b3      	cmp	r3, r6
 800834e:	b085      	sub	sp, #20
 8008350:	bfb8      	it	lt
 8008352:	3101      	addlt	r1, #1
 8008354:	f7ff feda 	bl	800810c <_Balloc>
 8008358:	b930      	cbnz	r0, 8008368 <__multiply+0x44>
 800835a:	4602      	mov	r2, r0
 800835c:	4b44      	ldr	r3, [pc, #272]	; (8008470 <__multiply+0x14c>)
 800835e:	4845      	ldr	r0, [pc, #276]	; (8008474 <__multiply+0x150>)
 8008360:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008364:	f000 fc8c 	bl	8008c80 <__assert_func>
 8008368:	f100 0514 	add.w	r5, r0, #20
 800836c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008370:	462b      	mov	r3, r5
 8008372:	2200      	movs	r2, #0
 8008374:	4543      	cmp	r3, r8
 8008376:	d321      	bcc.n	80083bc <__multiply+0x98>
 8008378:	f104 0314 	add.w	r3, r4, #20
 800837c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008380:	f109 0314 	add.w	r3, r9, #20
 8008384:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008388:	9202      	str	r2, [sp, #8]
 800838a:	1b3a      	subs	r2, r7, r4
 800838c:	3a15      	subs	r2, #21
 800838e:	f022 0203 	bic.w	r2, r2, #3
 8008392:	3204      	adds	r2, #4
 8008394:	f104 0115 	add.w	r1, r4, #21
 8008398:	428f      	cmp	r7, r1
 800839a:	bf38      	it	cc
 800839c:	2204      	movcc	r2, #4
 800839e:	9201      	str	r2, [sp, #4]
 80083a0:	9a02      	ldr	r2, [sp, #8]
 80083a2:	9303      	str	r3, [sp, #12]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d80c      	bhi.n	80083c2 <__multiply+0x9e>
 80083a8:	2e00      	cmp	r6, #0
 80083aa:	dd03      	ble.n	80083b4 <__multiply+0x90>
 80083ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d05b      	beq.n	800846c <__multiply+0x148>
 80083b4:	6106      	str	r6, [r0, #16]
 80083b6:	b005      	add	sp, #20
 80083b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083bc:	f843 2b04 	str.w	r2, [r3], #4
 80083c0:	e7d8      	b.n	8008374 <__multiply+0x50>
 80083c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80083c6:	f1ba 0f00 	cmp.w	sl, #0
 80083ca:	d024      	beq.n	8008416 <__multiply+0xf2>
 80083cc:	f104 0e14 	add.w	lr, r4, #20
 80083d0:	46a9      	mov	r9, r5
 80083d2:	f04f 0c00 	mov.w	ip, #0
 80083d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80083da:	f8d9 1000 	ldr.w	r1, [r9]
 80083de:	fa1f fb82 	uxth.w	fp, r2
 80083e2:	b289      	uxth	r1, r1
 80083e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80083e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80083ec:	f8d9 2000 	ldr.w	r2, [r9]
 80083f0:	4461      	add	r1, ip
 80083f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80083fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083fe:	b289      	uxth	r1, r1
 8008400:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008404:	4577      	cmp	r7, lr
 8008406:	f849 1b04 	str.w	r1, [r9], #4
 800840a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800840e:	d8e2      	bhi.n	80083d6 <__multiply+0xb2>
 8008410:	9a01      	ldr	r2, [sp, #4]
 8008412:	f845 c002 	str.w	ip, [r5, r2]
 8008416:	9a03      	ldr	r2, [sp, #12]
 8008418:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800841c:	3304      	adds	r3, #4
 800841e:	f1b9 0f00 	cmp.w	r9, #0
 8008422:	d021      	beq.n	8008468 <__multiply+0x144>
 8008424:	6829      	ldr	r1, [r5, #0]
 8008426:	f104 0c14 	add.w	ip, r4, #20
 800842a:	46ae      	mov	lr, r5
 800842c:	f04f 0a00 	mov.w	sl, #0
 8008430:	f8bc b000 	ldrh.w	fp, [ip]
 8008434:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008438:	fb09 220b 	mla	r2, r9, fp, r2
 800843c:	4452      	add	r2, sl
 800843e:	b289      	uxth	r1, r1
 8008440:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008444:	f84e 1b04 	str.w	r1, [lr], #4
 8008448:	f85c 1b04 	ldr.w	r1, [ip], #4
 800844c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008450:	f8be 1000 	ldrh.w	r1, [lr]
 8008454:	fb09 110a 	mla	r1, r9, sl, r1
 8008458:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800845c:	4567      	cmp	r7, ip
 800845e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008462:	d8e5      	bhi.n	8008430 <__multiply+0x10c>
 8008464:	9a01      	ldr	r2, [sp, #4]
 8008466:	50a9      	str	r1, [r5, r2]
 8008468:	3504      	adds	r5, #4
 800846a:	e799      	b.n	80083a0 <__multiply+0x7c>
 800846c:	3e01      	subs	r6, #1
 800846e:	e79b      	b.n	80083a8 <__multiply+0x84>
 8008470:	08009414 	.word	0x08009414
 8008474:	08009425 	.word	0x08009425

08008478 <__pow5mult>:
 8008478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800847c:	4615      	mov	r5, r2
 800847e:	f012 0203 	ands.w	r2, r2, #3
 8008482:	4606      	mov	r6, r0
 8008484:	460f      	mov	r7, r1
 8008486:	d007      	beq.n	8008498 <__pow5mult+0x20>
 8008488:	4c25      	ldr	r4, [pc, #148]	; (8008520 <__pow5mult+0xa8>)
 800848a:	3a01      	subs	r2, #1
 800848c:	2300      	movs	r3, #0
 800848e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008492:	f7ff fe9d 	bl	80081d0 <__multadd>
 8008496:	4607      	mov	r7, r0
 8008498:	10ad      	asrs	r5, r5, #2
 800849a:	d03d      	beq.n	8008518 <__pow5mult+0xa0>
 800849c:	69f4      	ldr	r4, [r6, #28]
 800849e:	b97c      	cbnz	r4, 80084c0 <__pow5mult+0x48>
 80084a0:	2010      	movs	r0, #16
 80084a2:	f7ff fd7f 	bl	8007fa4 <malloc>
 80084a6:	4602      	mov	r2, r0
 80084a8:	61f0      	str	r0, [r6, #28]
 80084aa:	b928      	cbnz	r0, 80084b8 <__pow5mult+0x40>
 80084ac:	4b1d      	ldr	r3, [pc, #116]	; (8008524 <__pow5mult+0xac>)
 80084ae:	481e      	ldr	r0, [pc, #120]	; (8008528 <__pow5mult+0xb0>)
 80084b0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80084b4:	f000 fbe4 	bl	8008c80 <__assert_func>
 80084b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084bc:	6004      	str	r4, [r0, #0]
 80084be:	60c4      	str	r4, [r0, #12]
 80084c0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80084c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084c8:	b94c      	cbnz	r4, 80084de <__pow5mult+0x66>
 80084ca:	f240 2171 	movw	r1, #625	; 0x271
 80084ce:	4630      	mov	r0, r6
 80084d0:	f7ff ff12 	bl	80082f8 <__i2b>
 80084d4:	2300      	movs	r3, #0
 80084d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80084da:	4604      	mov	r4, r0
 80084dc:	6003      	str	r3, [r0, #0]
 80084de:	f04f 0900 	mov.w	r9, #0
 80084e2:	07eb      	lsls	r3, r5, #31
 80084e4:	d50a      	bpl.n	80084fc <__pow5mult+0x84>
 80084e6:	4639      	mov	r1, r7
 80084e8:	4622      	mov	r2, r4
 80084ea:	4630      	mov	r0, r6
 80084ec:	f7ff ff1a 	bl	8008324 <__multiply>
 80084f0:	4639      	mov	r1, r7
 80084f2:	4680      	mov	r8, r0
 80084f4:	4630      	mov	r0, r6
 80084f6:	f7ff fe49 	bl	800818c <_Bfree>
 80084fa:	4647      	mov	r7, r8
 80084fc:	106d      	asrs	r5, r5, #1
 80084fe:	d00b      	beq.n	8008518 <__pow5mult+0xa0>
 8008500:	6820      	ldr	r0, [r4, #0]
 8008502:	b938      	cbnz	r0, 8008514 <__pow5mult+0x9c>
 8008504:	4622      	mov	r2, r4
 8008506:	4621      	mov	r1, r4
 8008508:	4630      	mov	r0, r6
 800850a:	f7ff ff0b 	bl	8008324 <__multiply>
 800850e:	6020      	str	r0, [r4, #0]
 8008510:	f8c0 9000 	str.w	r9, [r0]
 8008514:	4604      	mov	r4, r0
 8008516:	e7e4      	b.n	80084e2 <__pow5mult+0x6a>
 8008518:	4638      	mov	r0, r7
 800851a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800851e:	bf00      	nop
 8008520:	08009570 	.word	0x08009570
 8008524:	080093a5 	.word	0x080093a5
 8008528:	08009425 	.word	0x08009425

0800852c <__lshift>:
 800852c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008530:	460c      	mov	r4, r1
 8008532:	6849      	ldr	r1, [r1, #4]
 8008534:	6923      	ldr	r3, [r4, #16]
 8008536:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800853a:	68a3      	ldr	r3, [r4, #8]
 800853c:	4607      	mov	r7, r0
 800853e:	4691      	mov	r9, r2
 8008540:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008544:	f108 0601 	add.w	r6, r8, #1
 8008548:	42b3      	cmp	r3, r6
 800854a:	db0b      	blt.n	8008564 <__lshift+0x38>
 800854c:	4638      	mov	r0, r7
 800854e:	f7ff fddd 	bl	800810c <_Balloc>
 8008552:	4605      	mov	r5, r0
 8008554:	b948      	cbnz	r0, 800856a <__lshift+0x3e>
 8008556:	4602      	mov	r2, r0
 8008558:	4b28      	ldr	r3, [pc, #160]	; (80085fc <__lshift+0xd0>)
 800855a:	4829      	ldr	r0, [pc, #164]	; (8008600 <__lshift+0xd4>)
 800855c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008560:	f000 fb8e 	bl	8008c80 <__assert_func>
 8008564:	3101      	adds	r1, #1
 8008566:	005b      	lsls	r3, r3, #1
 8008568:	e7ee      	b.n	8008548 <__lshift+0x1c>
 800856a:	2300      	movs	r3, #0
 800856c:	f100 0114 	add.w	r1, r0, #20
 8008570:	f100 0210 	add.w	r2, r0, #16
 8008574:	4618      	mov	r0, r3
 8008576:	4553      	cmp	r3, sl
 8008578:	db33      	blt.n	80085e2 <__lshift+0xb6>
 800857a:	6920      	ldr	r0, [r4, #16]
 800857c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008580:	f104 0314 	add.w	r3, r4, #20
 8008584:	f019 091f 	ands.w	r9, r9, #31
 8008588:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800858c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008590:	d02b      	beq.n	80085ea <__lshift+0xbe>
 8008592:	f1c9 0e20 	rsb	lr, r9, #32
 8008596:	468a      	mov	sl, r1
 8008598:	2200      	movs	r2, #0
 800859a:	6818      	ldr	r0, [r3, #0]
 800859c:	fa00 f009 	lsl.w	r0, r0, r9
 80085a0:	4310      	orrs	r0, r2
 80085a2:	f84a 0b04 	str.w	r0, [sl], #4
 80085a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80085aa:	459c      	cmp	ip, r3
 80085ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80085b0:	d8f3      	bhi.n	800859a <__lshift+0x6e>
 80085b2:	ebac 0304 	sub.w	r3, ip, r4
 80085b6:	3b15      	subs	r3, #21
 80085b8:	f023 0303 	bic.w	r3, r3, #3
 80085bc:	3304      	adds	r3, #4
 80085be:	f104 0015 	add.w	r0, r4, #21
 80085c2:	4584      	cmp	ip, r0
 80085c4:	bf38      	it	cc
 80085c6:	2304      	movcc	r3, #4
 80085c8:	50ca      	str	r2, [r1, r3]
 80085ca:	b10a      	cbz	r2, 80085d0 <__lshift+0xa4>
 80085cc:	f108 0602 	add.w	r6, r8, #2
 80085d0:	3e01      	subs	r6, #1
 80085d2:	4638      	mov	r0, r7
 80085d4:	612e      	str	r6, [r5, #16]
 80085d6:	4621      	mov	r1, r4
 80085d8:	f7ff fdd8 	bl	800818c <_Bfree>
 80085dc:	4628      	mov	r0, r5
 80085de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80085e6:	3301      	adds	r3, #1
 80085e8:	e7c5      	b.n	8008576 <__lshift+0x4a>
 80085ea:	3904      	subs	r1, #4
 80085ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80085f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80085f4:	459c      	cmp	ip, r3
 80085f6:	d8f9      	bhi.n	80085ec <__lshift+0xc0>
 80085f8:	e7ea      	b.n	80085d0 <__lshift+0xa4>
 80085fa:	bf00      	nop
 80085fc:	08009414 	.word	0x08009414
 8008600:	08009425 	.word	0x08009425

08008604 <__mcmp>:
 8008604:	b530      	push	{r4, r5, lr}
 8008606:	6902      	ldr	r2, [r0, #16]
 8008608:	690c      	ldr	r4, [r1, #16]
 800860a:	1b12      	subs	r2, r2, r4
 800860c:	d10e      	bne.n	800862c <__mcmp+0x28>
 800860e:	f100 0314 	add.w	r3, r0, #20
 8008612:	3114      	adds	r1, #20
 8008614:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008618:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800861c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008620:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008624:	42a5      	cmp	r5, r4
 8008626:	d003      	beq.n	8008630 <__mcmp+0x2c>
 8008628:	d305      	bcc.n	8008636 <__mcmp+0x32>
 800862a:	2201      	movs	r2, #1
 800862c:	4610      	mov	r0, r2
 800862e:	bd30      	pop	{r4, r5, pc}
 8008630:	4283      	cmp	r3, r0
 8008632:	d3f3      	bcc.n	800861c <__mcmp+0x18>
 8008634:	e7fa      	b.n	800862c <__mcmp+0x28>
 8008636:	f04f 32ff 	mov.w	r2, #4294967295
 800863a:	e7f7      	b.n	800862c <__mcmp+0x28>

0800863c <__mdiff>:
 800863c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008640:	460c      	mov	r4, r1
 8008642:	4606      	mov	r6, r0
 8008644:	4611      	mov	r1, r2
 8008646:	4620      	mov	r0, r4
 8008648:	4690      	mov	r8, r2
 800864a:	f7ff ffdb 	bl	8008604 <__mcmp>
 800864e:	1e05      	subs	r5, r0, #0
 8008650:	d110      	bne.n	8008674 <__mdiff+0x38>
 8008652:	4629      	mov	r1, r5
 8008654:	4630      	mov	r0, r6
 8008656:	f7ff fd59 	bl	800810c <_Balloc>
 800865a:	b930      	cbnz	r0, 800866a <__mdiff+0x2e>
 800865c:	4b3a      	ldr	r3, [pc, #232]	; (8008748 <__mdiff+0x10c>)
 800865e:	4602      	mov	r2, r0
 8008660:	f240 2137 	movw	r1, #567	; 0x237
 8008664:	4839      	ldr	r0, [pc, #228]	; (800874c <__mdiff+0x110>)
 8008666:	f000 fb0b 	bl	8008c80 <__assert_func>
 800866a:	2301      	movs	r3, #1
 800866c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008670:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008674:	bfa4      	itt	ge
 8008676:	4643      	movge	r3, r8
 8008678:	46a0      	movge	r8, r4
 800867a:	4630      	mov	r0, r6
 800867c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008680:	bfa6      	itte	ge
 8008682:	461c      	movge	r4, r3
 8008684:	2500      	movge	r5, #0
 8008686:	2501      	movlt	r5, #1
 8008688:	f7ff fd40 	bl	800810c <_Balloc>
 800868c:	b920      	cbnz	r0, 8008698 <__mdiff+0x5c>
 800868e:	4b2e      	ldr	r3, [pc, #184]	; (8008748 <__mdiff+0x10c>)
 8008690:	4602      	mov	r2, r0
 8008692:	f240 2145 	movw	r1, #581	; 0x245
 8008696:	e7e5      	b.n	8008664 <__mdiff+0x28>
 8008698:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800869c:	6926      	ldr	r6, [r4, #16]
 800869e:	60c5      	str	r5, [r0, #12]
 80086a0:	f104 0914 	add.w	r9, r4, #20
 80086a4:	f108 0514 	add.w	r5, r8, #20
 80086a8:	f100 0e14 	add.w	lr, r0, #20
 80086ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80086b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80086b4:	f108 0210 	add.w	r2, r8, #16
 80086b8:	46f2      	mov	sl, lr
 80086ba:	2100      	movs	r1, #0
 80086bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80086c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80086c4:	fa11 f88b 	uxtah	r8, r1, fp
 80086c8:	b299      	uxth	r1, r3
 80086ca:	0c1b      	lsrs	r3, r3, #16
 80086cc:	eba8 0801 	sub.w	r8, r8, r1
 80086d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80086d4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80086d8:	fa1f f888 	uxth.w	r8, r8
 80086dc:	1419      	asrs	r1, r3, #16
 80086de:	454e      	cmp	r6, r9
 80086e0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80086e4:	f84a 3b04 	str.w	r3, [sl], #4
 80086e8:	d8e8      	bhi.n	80086bc <__mdiff+0x80>
 80086ea:	1b33      	subs	r3, r6, r4
 80086ec:	3b15      	subs	r3, #21
 80086ee:	f023 0303 	bic.w	r3, r3, #3
 80086f2:	3304      	adds	r3, #4
 80086f4:	3415      	adds	r4, #21
 80086f6:	42a6      	cmp	r6, r4
 80086f8:	bf38      	it	cc
 80086fa:	2304      	movcc	r3, #4
 80086fc:	441d      	add	r5, r3
 80086fe:	4473      	add	r3, lr
 8008700:	469e      	mov	lr, r3
 8008702:	462e      	mov	r6, r5
 8008704:	4566      	cmp	r6, ip
 8008706:	d30e      	bcc.n	8008726 <__mdiff+0xea>
 8008708:	f10c 0203 	add.w	r2, ip, #3
 800870c:	1b52      	subs	r2, r2, r5
 800870e:	f022 0203 	bic.w	r2, r2, #3
 8008712:	3d03      	subs	r5, #3
 8008714:	45ac      	cmp	ip, r5
 8008716:	bf38      	it	cc
 8008718:	2200      	movcc	r2, #0
 800871a:	4413      	add	r3, r2
 800871c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008720:	b17a      	cbz	r2, 8008742 <__mdiff+0x106>
 8008722:	6107      	str	r7, [r0, #16]
 8008724:	e7a4      	b.n	8008670 <__mdiff+0x34>
 8008726:	f856 8b04 	ldr.w	r8, [r6], #4
 800872a:	fa11 f288 	uxtah	r2, r1, r8
 800872e:	1414      	asrs	r4, r2, #16
 8008730:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008734:	b292      	uxth	r2, r2
 8008736:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800873a:	f84e 2b04 	str.w	r2, [lr], #4
 800873e:	1421      	asrs	r1, r4, #16
 8008740:	e7e0      	b.n	8008704 <__mdiff+0xc8>
 8008742:	3f01      	subs	r7, #1
 8008744:	e7ea      	b.n	800871c <__mdiff+0xe0>
 8008746:	bf00      	nop
 8008748:	08009414 	.word	0x08009414
 800874c:	08009425 	.word	0x08009425

08008750 <__d2b>:
 8008750:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008754:	460f      	mov	r7, r1
 8008756:	2101      	movs	r1, #1
 8008758:	ec59 8b10 	vmov	r8, r9, d0
 800875c:	4616      	mov	r6, r2
 800875e:	f7ff fcd5 	bl	800810c <_Balloc>
 8008762:	4604      	mov	r4, r0
 8008764:	b930      	cbnz	r0, 8008774 <__d2b+0x24>
 8008766:	4602      	mov	r2, r0
 8008768:	4b24      	ldr	r3, [pc, #144]	; (80087fc <__d2b+0xac>)
 800876a:	4825      	ldr	r0, [pc, #148]	; (8008800 <__d2b+0xb0>)
 800876c:	f240 310f 	movw	r1, #783	; 0x30f
 8008770:	f000 fa86 	bl	8008c80 <__assert_func>
 8008774:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008778:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800877c:	bb2d      	cbnz	r5, 80087ca <__d2b+0x7a>
 800877e:	9301      	str	r3, [sp, #4]
 8008780:	f1b8 0300 	subs.w	r3, r8, #0
 8008784:	d026      	beq.n	80087d4 <__d2b+0x84>
 8008786:	4668      	mov	r0, sp
 8008788:	9300      	str	r3, [sp, #0]
 800878a:	f7ff fd87 	bl	800829c <__lo0bits>
 800878e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008792:	b1e8      	cbz	r0, 80087d0 <__d2b+0x80>
 8008794:	f1c0 0320 	rsb	r3, r0, #32
 8008798:	fa02 f303 	lsl.w	r3, r2, r3
 800879c:	430b      	orrs	r3, r1
 800879e:	40c2      	lsrs	r2, r0
 80087a0:	6163      	str	r3, [r4, #20]
 80087a2:	9201      	str	r2, [sp, #4]
 80087a4:	9b01      	ldr	r3, [sp, #4]
 80087a6:	61a3      	str	r3, [r4, #24]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	bf14      	ite	ne
 80087ac:	2202      	movne	r2, #2
 80087ae:	2201      	moveq	r2, #1
 80087b0:	6122      	str	r2, [r4, #16]
 80087b2:	b1bd      	cbz	r5, 80087e4 <__d2b+0x94>
 80087b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80087b8:	4405      	add	r5, r0
 80087ba:	603d      	str	r5, [r7, #0]
 80087bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80087c0:	6030      	str	r0, [r6, #0]
 80087c2:	4620      	mov	r0, r4
 80087c4:	b003      	add	sp, #12
 80087c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087ce:	e7d6      	b.n	800877e <__d2b+0x2e>
 80087d0:	6161      	str	r1, [r4, #20]
 80087d2:	e7e7      	b.n	80087a4 <__d2b+0x54>
 80087d4:	a801      	add	r0, sp, #4
 80087d6:	f7ff fd61 	bl	800829c <__lo0bits>
 80087da:	9b01      	ldr	r3, [sp, #4]
 80087dc:	6163      	str	r3, [r4, #20]
 80087de:	3020      	adds	r0, #32
 80087e0:	2201      	movs	r2, #1
 80087e2:	e7e5      	b.n	80087b0 <__d2b+0x60>
 80087e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087ec:	6038      	str	r0, [r7, #0]
 80087ee:	6918      	ldr	r0, [r3, #16]
 80087f0:	f7ff fd34 	bl	800825c <__hi0bits>
 80087f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087f8:	e7e2      	b.n	80087c0 <__d2b+0x70>
 80087fa:	bf00      	nop
 80087fc:	08009414 	.word	0x08009414
 8008800:	08009425 	.word	0x08009425

08008804 <__ssputs_r>:
 8008804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008808:	688e      	ldr	r6, [r1, #8]
 800880a:	461f      	mov	r7, r3
 800880c:	42be      	cmp	r6, r7
 800880e:	680b      	ldr	r3, [r1, #0]
 8008810:	4682      	mov	sl, r0
 8008812:	460c      	mov	r4, r1
 8008814:	4690      	mov	r8, r2
 8008816:	d82c      	bhi.n	8008872 <__ssputs_r+0x6e>
 8008818:	898a      	ldrh	r2, [r1, #12]
 800881a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800881e:	d026      	beq.n	800886e <__ssputs_r+0x6a>
 8008820:	6965      	ldr	r5, [r4, #20]
 8008822:	6909      	ldr	r1, [r1, #16]
 8008824:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008828:	eba3 0901 	sub.w	r9, r3, r1
 800882c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008830:	1c7b      	adds	r3, r7, #1
 8008832:	444b      	add	r3, r9
 8008834:	106d      	asrs	r5, r5, #1
 8008836:	429d      	cmp	r5, r3
 8008838:	bf38      	it	cc
 800883a:	461d      	movcc	r5, r3
 800883c:	0553      	lsls	r3, r2, #21
 800883e:	d527      	bpl.n	8008890 <__ssputs_r+0x8c>
 8008840:	4629      	mov	r1, r5
 8008842:	f7ff fbd7 	bl	8007ff4 <_malloc_r>
 8008846:	4606      	mov	r6, r0
 8008848:	b360      	cbz	r0, 80088a4 <__ssputs_r+0xa0>
 800884a:	6921      	ldr	r1, [r4, #16]
 800884c:	464a      	mov	r2, r9
 800884e:	f000 fa09 	bl	8008c64 <memcpy>
 8008852:	89a3      	ldrh	r3, [r4, #12]
 8008854:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800885c:	81a3      	strh	r3, [r4, #12]
 800885e:	6126      	str	r6, [r4, #16]
 8008860:	6165      	str	r5, [r4, #20]
 8008862:	444e      	add	r6, r9
 8008864:	eba5 0509 	sub.w	r5, r5, r9
 8008868:	6026      	str	r6, [r4, #0]
 800886a:	60a5      	str	r5, [r4, #8]
 800886c:	463e      	mov	r6, r7
 800886e:	42be      	cmp	r6, r7
 8008870:	d900      	bls.n	8008874 <__ssputs_r+0x70>
 8008872:	463e      	mov	r6, r7
 8008874:	6820      	ldr	r0, [r4, #0]
 8008876:	4632      	mov	r2, r6
 8008878:	4641      	mov	r1, r8
 800887a:	f000 f9c9 	bl	8008c10 <memmove>
 800887e:	68a3      	ldr	r3, [r4, #8]
 8008880:	1b9b      	subs	r3, r3, r6
 8008882:	60a3      	str	r3, [r4, #8]
 8008884:	6823      	ldr	r3, [r4, #0]
 8008886:	4433      	add	r3, r6
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	2000      	movs	r0, #0
 800888c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008890:	462a      	mov	r2, r5
 8008892:	f000 fa3b 	bl	8008d0c <_realloc_r>
 8008896:	4606      	mov	r6, r0
 8008898:	2800      	cmp	r0, #0
 800889a:	d1e0      	bne.n	800885e <__ssputs_r+0x5a>
 800889c:	6921      	ldr	r1, [r4, #16]
 800889e:	4650      	mov	r0, sl
 80088a0:	f7ff fb34 	bl	8007f0c <_free_r>
 80088a4:	230c      	movs	r3, #12
 80088a6:	f8ca 3000 	str.w	r3, [sl]
 80088aa:	89a3      	ldrh	r3, [r4, #12]
 80088ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088b0:	81a3      	strh	r3, [r4, #12]
 80088b2:	f04f 30ff 	mov.w	r0, #4294967295
 80088b6:	e7e9      	b.n	800888c <__ssputs_r+0x88>

080088b8 <_svfiprintf_r>:
 80088b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088bc:	4698      	mov	r8, r3
 80088be:	898b      	ldrh	r3, [r1, #12]
 80088c0:	061b      	lsls	r3, r3, #24
 80088c2:	b09d      	sub	sp, #116	; 0x74
 80088c4:	4607      	mov	r7, r0
 80088c6:	460d      	mov	r5, r1
 80088c8:	4614      	mov	r4, r2
 80088ca:	d50e      	bpl.n	80088ea <_svfiprintf_r+0x32>
 80088cc:	690b      	ldr	r3, [r1, #16]
 80088ce:	b963      	cbnz	r3, 80088ea <_svfiprintf_r+0x32>
 80088d0:	2140      	movs	r1, #64	; 0x40
 80088d2:	f7ff fb8f 	bl	8007ff4 <_malloc_r>
 80088d6:	6028      	str	r0, [r5, #0]
 80088d8:	6128      	str	r0, [r5, #16]
 80088da:	b920      	cbnz	r0, 80088e6 <_svfiprintf_r+0x2e>
 80088dc:	230c      	movs	r3, #12
 80088de:	603b      	str	r3, [r7, #0]
 80088e0:	f04f 30ff 	mov.w	r0, #4294967295
 80088e4:	e0d0      	b.n	8008a88 <_svfiprintf_r+0x1d0>
 80088e6:	2340      	movs	r3, #64	; 0x40
 80088e8:	616b      	str	r3, [r5, #20]
 80088ea:	2300      	movs	r3, #0
 80088ec:	9309      	str	r3, [sp, #36]	; 0x24
 80088ee:	2320      	movs	r3, #32
 80088f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80088f8:	2330      	movs	r3, #48	; 0x30
 80088fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008aa0 <_svfiprintf_r+0x1e8>
 80088fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008902:	f04f 0901 	mov.w	r9, #1
 8008906:	4623      	mov	r3, r4
 8008908:	469a      	mov	sl, r3
 800890a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800890e:	b10a      	cbz	r2, 8008914 <_svfiprintf_r+0x5c>
 8008910:	2a25      	cmp	r2, #37	; 0x25
 8008912:	d1f9      	bne.n	8008908 <_svfiprintf_r+0x50>
 8008914:	ebba 0b04 	subs.w	fp, sl, r4
 8008918:	d00b      	beq.n	8008932 <_svfiprintf_r+0x7a>
 800891a:	465b      	mov	r3, fp
 800891c:	4622      	mov	r2, r4
 800891e:	4629      	mov	r1, r5
 8008920:	4638      	mov	r0, r7
 8008922:	f7ff ff6f 	bl	8008804 <__ssputs_r>
 8008926:	3001      	adds	r0, #1
 8008928:	f000 80a9 	beq.w	8008a7e <_svfiprintf_r+0x1c6>
 800892c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800892e:	445a      	add	r2, fp
 8008930:	9209      	str	r2, [sp, #36]	; 0x24
 8008932:	f89a 3000 	ldrb.w	r3, [sl]
 8008936:	2b00      	cmp	r3, #0
 8008938:	f000 80a1 	beq.w	8008a7e <_svfiprintf_r+0x1c6>
 800893c:	2300      	movs	r3, #0
 800893e:	f04f 32ff 	mov.w	r2, #4294967295
 8008942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008946:	f10a 0a01 	add.w	sl, sl, #1
 800894a:	9304      	str	r3, [sp, #16]
 800894c:	9307      	str	r3, [sp, #28]
 800894e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008952:	931a      	str	r3, [sp, #104]	; 0x68
 8008954:	4654      	mov	r4, sl
 8008956:	2205      	movs	r2, #5
 8008958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800895c:	4850      	ldr	r0, [pc, #320]	; (8008aa0 <_svfiprintf_r+0x1e8>)
 800895e:	f7f7 fc37 	bl	80001d0 <memchr>
 8008962:	9a04      	ldr	r2, [sp, #16]
 8008964:	b9d8      	cbnz	r0, 800899e <_svfiprintf_r+0xe6>
 8008966:	06d0      	lsls	r0, r2, #27
 8008968:	bf44      	itt	mi
 800896a:	2320      	movmi	r3, #32
 800896c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008970:	0711      	lsls	r1, r2, #28
 8008972:	bf44      	itt	mi
 8008974:	232b      	movmi	r3, #43	; 0x2b
 8008976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800897a:	f89a 3000 	ldrb.w	r3, [sl]
 800897e:	2b2a      	cmp	r3, #42	; 0x2a
 8008980:	d015      	beq.n	80089ae <_svfiprintf_r+0xf6>
 8008982:	9a07      	ldr	r2, [sp, #28]
 8008984:	4654      	mov	r4, sl
 8008986:	2000      	movs	r0, #0
 8008988:	f04f 0c0a 	mov.w	ip, #10
 800898c:	4621      	mov	r1, r4
 800898e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008992:	3b30      	subs	r3, #48	; 0x30
 8008994:	2b09      	cmp	r3, #9
 8008996:	d94d      	bls.n	8008a34 <_svfiprintf_r+0x17c>
 8008998:	b1b0      	cbz	r0, 80089c8 <_svfiprintf_r+0x110>
 800899a:	9207      	str	r2, [sp, #28]
 800899c:	e014      	b.n	80089c8 <_svfiprintf_r+0x110>
 800899e:	eba0 0308 	sub.w	r3, r0, r8
 80089a2:	fa09 f303 	lsl.w	r3, r9, r3
 80089a6:	4313      	orrs	r3, r2
 80089a8:	9304      	str	r3, [sp, #16]
 80089aa:	46a2      	mov	sl, r4
 80089ac:	e7d2      	b.n	8008954 <_svfiprintf_r+0x9c>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	1d19      	adds	r1, r3, #4
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	9103      	str	r1, [sp, #12]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	bfbb      	ittet	lt
 80089ba:	425b      	neglt	r3, r3
 80089bc:	f042 0202 	orrlt.w	r2, r2, #2
 80089c0:	9307      	strge	r3, [sp, #28]
 80089c2:	9307      	strlt	r3, [sp, #28]
 80089c4:	bfb8      	it	lt
 80089c6:	9204      	strlt	r2, [sp, #16]
 80089c8:	7823      	ldrb	r3, [r4, #0]
 80089ca:	2b2e      	cmp	r3, #46	; 0x2e
 80089cc:	d10c      	bne.n	80089e8 <_svfiprintf_r+0x130>
 80089ce:	7863      	ldrb	r3, [r4, #1]
 80089d0:	2b2a      	cmp	r3, #42	; 0x2a
 80089d2:	d134      	bne.n	8008a3e <_svfiprintf_r+0x186>
 80089d4:	9b03      	ldr	r3, [sp, #12]
 80089d6:	1d1a      	adds	r2, r3, #4
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	9203      	str	r2, [sp, #12]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	bfb8      	it	lt
 80089e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80089e4:	3402      	adds	r4, #2
 80089e6:	9305      	str	r3, [sp, #20]
 80089e8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008ab0 <_svfiprintf_r+0x1f8>
 80089ec:	7821      	ldrb	r1, [r4, #0]
 80089ee:	2203      	movs	r2, #3
 80089f0:	4650      	mov	r0, sl
 80089f2:	f7f7 fbed 	bl	80001d0 <memchr>
 80089f6:	b138      	cbz	r0, 8008a08 <_svfiprintf_r+0x150>
 80089f8:	9b04      	ldr	r3, [sp, #16]
 80089fa:	eba0 000a 	sub.w	r0, r0, sl
 80089fe:	2240      	movs	r2, #64	; 0x40
 8008a00:	4082      	lsls	r2, r0
 8008a02:	4313      	orrs	r3, r2
 8008a04:	3401      	adds	r4, #1
 8008a06:	9304      	str	r3, [sp, #16]
 8008a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a0c:	4825      	ldr	r0, [pc, #148]	; (8008aa4 <_svfiprintf_r+0x1ec>)
 8008a0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a12:	2206      	movs	r2, #6
 8008a14:	f7f7 fbdc 	bl	80001d0 <memchr>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d038      	beq.n	8008a8e <_svfiprintf_r+0x1d6>
 8008a1c:	4b22      	ldr	r3, [pc, #136]	; (8008aa8 <_svfiprintf_r+0x1f0>)
 8008a1e:	bb1b      	cbnz	r3, 8008a68 <_svfiprintf_r+0x1b0>
 8008a20:	9b03      	ldr	r3, [sp, #12]
 8008a22:	3307      	adds	r3, #7
 8008a24:	f023 0307 	bic.w	r3, r3, #7
 8008a28:	3308      	adds	r3, #8
 8008a2a:	9303      	str	r3, [sp, #12]
 8008a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a2e:	4433      	add	r3, r6
 8008a30:	9309      	str	r3, [sp, #36]	; 0x24
 8008a32:	e768      	b.n	8008906 <_svfiprintf_r+0x4e>
 8008a34:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a38:	460c      	mov	r4, r1
 8008a3a:	2001      	movs	r0, #1
 8008a3c:	e7a6      	b.n	800898c <_svfiprintf_r+0xd4>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	3401      	adds	r4, #1
 8008a42:	9305      	str	r3, [sp, #20]
 8008a44:	4619      	mov	r1, r3
 8008a46:	f04f 0c0a 	mov.w	ip, #10
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a50:	3a30      	subs	r2, #48	; 0x30
 8008a52:	2a09      	cmp	r2, #9
 8008a54:	d903      	bls.n	8008a5e <_svfiprintf_r+0x1a6>
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d0c6      	beq.n	80089e8 <_svfiprintf_r+0x130>
 8008a5a:	9105      	str	r1, [sp, #20]
 8008a5c:	e7c4      	b.n	80089e8 <_svfiprintf_r+0x130>
 8008a5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a62:	4604      	mov	r4, r0
 8008a64:	2301      	movs	r3, #1
 8008a66:	e7f0      	b.n	8008a4a <_svfiprintf_r+0x192>
 8008a68:	ab03      	add	r3, sp, #12
 8008a6a:	9300      	str	r3, [sp, #0]
 8008a6c:	462a      	mov	r2, r5
 8008a6e:	4b0f      	ldr	r3, [pc, #60]	; (8008aac <_svfiprintf_r+0x1f4>)
 8008a70:	a904      	add	r1, sp, #16
 8008a72:	4638      	mov	r0, r7
 8008a74:	f7fd fe64 	bl	8006740 <_printf_float>
 8008a78:	1c42      	adds	r2, r0, #1
 8008a7a:	4606      	mov	r6, r0
 8008a7c:	d1d6      	bne.n	8008a2c <_svfiprintf_r+0x174>
 8008a7e:	89ab      	ldrh	r3, [r5, #12]
 8008a80:	065b      	lsls	r3, r3, #25
 8008a82:	f53f af2d 	bmi.w	80088e0 <_svfiprintf_r+0x28>
 8008a86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a88:	b01d      	add	sp, #116	; 0x74
 8008a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a8e:	ab03      	add	r3, sp, #12
 8008a90:	9300      	str	r3, [sp, #0]
 8008a92:	462a      	mov	r2, r5
 8008a94:	4b05      	ldr	r3, [pc, #20]	; (8008aac <_svfiprintf_r+0x1f4>)
 8008a96:	a904      	add	r1, sp, #16
 8008a98:	4638      	mov	r0, r7
 8008a9a:	f7fe f8f5 	bl	8006c88 <_printf_i>
 8008a9e:	e7eb      	b.n	8008a78 <_svfiprintf_r+0x1c0>
 8008aa0:	0800957c 	.word	0x0800957c
 8008aa4:	08009586 	.word	0x08009586
 8008aa8:	08006741 	.word	0x08006741
 8008aac:	08008805 	.word	0x08008805
 8008ab0:	08009582 	.word	0x08009582

08008ab4 <__sflush_r>:
 8008ab4:	898a      	ldrh	r2, [r1, #12]
 8008ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aba:	4605      	mov	r5, r0
 8008abc:	0710      	lsls	r0, r2, #28
 8008abe:	460c      	mov	r4, r1
 8008ac0:	d458      	bmi.n	8008b74 <__sflush_r+0xc0>
 8008ac2:	684b      	ldr	r3, [r1, #4]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	dc05      	bgt.n	8008ad4 <__sflush_r+0x20>
 8008ac8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	dc02      	bgt.n	8008ad4 <__sflush_r+0x20>
 8008ace:	2000      	movs	r0, #0
 8008ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ad4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ad6:	2e00      	cmp	r6, #0
 8008ad8:	d0f9      	beq.n	8008ace <__sflush_r+0x1a>
 8008ada:	2300      	movs	r3, #0
 8008adc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ae0:	682f      	ldr	r7, [r5, #0]
 8008ae2:	6a21      	ldr	r1, [r4, #32]
 8008ae4:	602b      	str	r3, [r5, #0]
 8008ae6:	d032      	beq.n	8008b4e <__sflush_r+0x9a>
 8008ae8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008aea:	89a3      	ldrh	r3, [r4, #12]
 8008aec:	075a      	lsls	r2, r3, #29
 8008aee:	d505      	bpl.n	8008afc <__sflush_r+0x48>
 8008af0:	6863      	ldr	r3, [r4, #4]
 8008af2:	1ac0      	subs	r0, r0, r3
 8008af4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008af6:	b10b      	cbz	r3, 8008afc <__sflush_r+0x48>
 8008af8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008afa:	1ac0      	subs	r0, r0, r3
 8008afc:	2300      	movs	r3, #0
 8008afe:	4602      	mov	r2, r0
 8008b00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b02:	6a21      	ldr	r1, [r4, #32]
 8008b04:	4628      	mov	r0, r5
 8008b06:	47b0      	blx	r6
 8008b08:	1c43      	adds	r3, r0, #1
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	d106      	bne.n	8008b1c <__sflush_r+0x68>
 8008b0e:	6829      	ldr	r1, [r5, #0]
 8008b10:	291d      	cmp	r1, #29
 8008b12:	d82b      	bhi.n	8008b6c <__sflush_r+0xb8>
 8008b14:	4a29      	ldr	r2, [pc, #164]	; (8008bbc <__sflush_r+0x108>)
 8008b16:	410a      	asrs	r2, r1
 8008b18:	07d6      	lsls	r6, r2, #31
 8008b1a:	d427      	bmi.n	8008b6c <__sflush_r+0xb8>
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	6062      	str	r2, [r4, #4]
 8008b20:	04d9      	lsls	r1, r3, #19
 8008b22:	6922      	ldr	r2, [r4, #16]
 8008b24:	6022      	str	r2, [r4, #0]
 8008b26:	d504      	bpl.n	8008b32 <__sflush_r+0x7e>
 8008b28:	1c42      	adds	r2, r0, #1
 8008b2a:	d101      	bne.n	8008b30 <__sflush_r+0x7c>
 8008b2c:	682b      	ldr	r3, [r5, #0]
 8008b2e:	b903      	cbnz	r3, 8008b32 <__sflush_r+0x7e>
 8008b30:	6560      	str	r0, [r4, #84]	; 0x54
 8008b32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b34:	602f      	str	r7, [r5, #0]
 8008b36:	2900      	cmp	r1, #0
 8008b38:	d0c9      	beq.n	8008ace <__sflush_r+0x1a>
 8008b3a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	d002      	beq.n	8008b48 <__sflush_r+0x94>
 8008b42:	4628      	mov	r0, r5
 8008b44:	f7ff f9e2 	bl	8007f0c <_free_r>
 8008b48:	2000      	movs	r0, #0
 8008b4a:	6360      	str	r0, [r4, #52]	; 0x34
 8008b4c:	e7c0      	b.n	8008ad0 <__sflush_r+0x1c>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	4628      	mov	r0, r5
 8008b52:	47b0      	blx	r6
 8008b54:	1c41      	adds	r1, r0, #1
 8008b56:	d1c8      	bne.n	8008aea <__sflush_r+0x36>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d0c5      	beq.n	8008aea <__sflush_r+0x36>
 8008b5e:	2b1d      	cmp	r3, #29
 8008b60:	d001      	beq.n	8008b66 <__sflush_r+0xb2>
 8008b62:	2b16      	cmp	r3, #22
 8008b64:	d101      	bne.n	8008b6a <__sflush_r+0xb6>
 8008b66:	602f      	str	r7, [r5, #0]
 8008b68:	e7b1      	b.n	8008ace <__sflush_r+0x1a>
 8008b6a:	89a3      	ldrh	r3, [r4, #12]
 8008b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b70:	81a3      	strh	r3, [r4, #12]
 8008b72:	e7ad      	b.n	8008ad0 <__sflush_r+0x1c>
 8008b74:	690f      	ldr	r7, [r1, #16]
 8008b76:	2f00      	cmp	r7, #0
 8008b78:	d0a9      	beq.n	8008ace <__sflush_r+0x1a>
 8008b7a:	0793      	lsls	r3, r2, #30
 8008b7c:	680e      	ldr	r6, [r1, #0]
 8008b7e:	bf08      	it	eq
 8008b80:	694b      	ldreq	r3, [r1, #20]
 8008b82:	600f      	str	r7, [r1, #0]
 8008b84:	bf18      	it	ne
 8008b86:	2300      	movne	r3, #0
 8008b88:	eba6 0807 	sub.w	r8, r6, r7
 8008b8c:	608b      	str	r3, [r1, #8]
 8008b8e:	f1b8 0f00 	cmp.w	r8, #0
 8008b92:	dd9c      	ble.n	8008ace <__sflush_r+0x1a>
 8008b94:	6a21      	ldr	r1, [r4, #32]
 8008b96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b98:	4643      	mov	r3, r8
 8008b9a:	463a      	mov	r2, r7
 8008b9c:	4628      	mov	r0, r5
 8008b9e:	47b0      	blx	r6
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	dc06      	bgt.n	8008bb2 <__sflush_r+0xfe>
 8008ba4:	89a3      	ldrh	r3, [r4, #12]
 8008ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008baa:	81a3      	strh	r3, [r4, #12]
 8008bac:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb0:	e78e      	b.n	8008ad0 <__sflush_r+0x1c>
 8008bb2:	4407      	add	r7, r0
 8008bb4:	eba8 0800 	sub.w	r8, r8, r0
 8008bb8:	e7e9      	b.n	8008b8e <__sflush_r+0xda>
 8008bba:	bf00      	nop
 8008bbc:	dfbffffe 	.word	0xdfbffffe

08008bc0 <_fflush_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	690b      	ldr	r3, [r1, #16]
 8008bc4:	4605      	mov	r5, r0
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	b913      	cbnz	r3, 8008bd0 <_fflush_r+0x10>
 8008bca:	2500      	movs	r5, #0
 8008bcc:	4628      	mov	r0, r5
 8008bce:	bd38      	pop	{r3, r4, r5, pc}
 8008bd0:	b118      	cbz	r0, 8008bda <_fflush_r+0x1a>
 8008bd2:	6a03      	ldr	r3, [r0, #32]
 8008bd4:	b90b      	cbnz	r3, 8008bda <_fflush_r+0x1a>
 8008bd6:	f7fe fa05 	bl	8006fe4 <__sinit>
 8008bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d0f3      	beq.n	8008bca <_fflush_r+0xa>
 8008be2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008be4:	07d0      	lsls	r0, r2, #31
 8008be6:	d404      	bmi.n	8008bf2 <_fflush_r+0x32>
 8008be8:	0599      	lsls	r1, r3, #22
 8008bea:	d402      	bmi.n	8008bf2 <_fflush_r+0x32>
 8008bec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bee:	f7fe fb10 	bl	8007212 <__retarget_lock_acquire_recursive>
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	f7ff ff5d 	bl	8008ab4 <__sflush_r>
 8008bfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bfc:	07da      	lsls	r2, r3, #31
 8008bfe:	4605      	mov	r5, r0
 8008c00:	d4e4      	bmi.n	8008bcc <_fflush_r+0xc>
 8008c02:	89a3      	ldrh	r3, [r4, #12]
 8008c04:	059b      	lsls	r3, r3, #22
 8008c06:	d4e1      	bmi.n	8008bcc <_fflush_r+0xc>
 8008c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c0a:	f7fe fb03 	bl	8007214 <__retarget_lock_release_recursive>
 8008c0e:	e7dd      	b.n	8008bcc <_fflush_r+0xc>

08008c10 <memmove>:
 8008c10:	4288      	cmp	r0, r1
 8008c12:	b510      	push	{r4, lr}
 8008c14:	eb01 0402 	add.w	r4, r1, r2
 8008c18:	d902      	bls.n	8008c20 <memmove+0x10>
 8008c1a:	4284      	cmp	r4, r0
 8008c1c:	4623      	mov	r3, r4
 8008c1e:	d807      	bhi.n	8008c30 <memmove+0x20>
 8008c20:	1e43      	subs	r3, r0, #1
 8008c22:	42a1      	cmp	r1, r4
 8008c24:	d008      	beq.n	8008c38 <memmove+0x28>
 8008c26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c2e:	e7f8      	b.n	8008c22 <memmove+0x12>
 8008c30:	4402      	add	r2, r0
 8008c32:	4601      	mov	r1, r0
 8008c34:	428a      	cmp	r2, r1
 8008c36:	d100      	bne.n	8008c3a <memmove+0x2a>
 8008c38:	bd10      	pop	{r4, pc}
 8008c3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c42:	e7f7      	b.n	8008c34 <memmove+0x24>

08008c44 <_sbrk_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	4d06      	ldr	r5, [pc, #24]	; (8008c60 <_sbrk_r+0x1c>)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	4604      	mov	r4, r0
 8008c4c:	4608      	mov	r0, r1
 8008c4e:	602b      	str	r3, [r5, #0]
 8008c50:	f7f9 fc7c 	bl	800254c <_sbrk>
 8008c54:	1c43      	adds	r3, r0, #1
 8008c56:	d102      	bne.n	8008c5e <_sbrk_r+0x1a>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	b103      	cbz	r3, 8008c5e <_sbrk_r+0x1a>
 8008c5c:	6023      	str	r3, [r4, #0]
 8008c5e:	bd38      	pop	{r3, r4, r5, pc}
 8008c60:	20000638 	.word	0x20000638

08008c64 <memcpy>:
 8008c64:	440a      	add	r2, r1
 8008c66:	4291      	cmp	r1, r2
 8008c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6c:	d100      	bne.n	8008c70 <memcpy+0xc>
 8008c6e:	4770      	bx	lr
 8008c70:	b510      	push	{r4, lr}
 8008c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c7a:	4291      	cmp	r1, r2
 8008c7c:	d1f9      	bne.n	8008c72 <memcpy+0xe>
 8008c7e:	bd10      	pop	{r4, pc}

08008c80 <__assert_func>:
 8008c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c82:	4614      	mov	r4, r2
 8008c84:	461a      	mov	r2, r3
 8008c86:	4b09      	ldr	r3, [pc, #36]	; (8008cac <__assert_func+0x2c>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	68d8      	ldr	r0, [r3, #12]
 8008c8e:	b14c      	cbz	r4, 8008ca4 <__assert_func+0x24>
 8008c90:	4b07      	ldr	r3, [pc, #28]	; (8008cb0 <__assert_func+0x30>)
 8008c92:	9100      	str	r1, [sp, #0]
 8008c94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c98:	4906      	ldr	r1, [pc, #24]	; (8008cb4 <__assert_func+0x34>)
 8008c9a:	462b      	mov	r3, r5
 8008c9c:	f000 f872 	bl	8008d84 <fiprintf>
 8008ca0:	f000 f882 	bl	8008da8 <abort>
 8008ca4:	4b04      	ldr	r3, [pc, #16]	; (8008cb8 <__assert_func+0x38>)
 8008ca6:	461c      	mov	r4, r3
 8008ca8:	e7f3      	b.n	8008c92 <__assert_func+0x12>
 8008caa:	bf00      	nop
 8008cac:	200000c8 	.word	0x200000c8
 8008cb0:	08009597 	.word	0x08009597
 8008cb4:	080095a4 	.word	0x080095a4
 8008cb8:	080095d2 	.word	0x080095d2

08008cbc <_calloc_r>:
 8008cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cbe:	fba1 2402 	umull	r2, r4, r1, r2
 8008cc2:	b94c      	cbnz	r4, 8008cd8 <_calloc_r+0x1c>
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	9201      	str	r2, [sp, #4]
 8008cc8:	f7ff f994 	bl	8007ff4 <_malloc_r>
 8008ccc:	9a01      	ldr	r2, [sp, #4]
 8008cce:	4605      	mov	r5, r0
 8008cd0:	b930      	cbnz	r0, 8008ce0 <_calloc_r+0x24>
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	b003      	add	sp, #12
 8008cd6:	bd30      	pop	{r4, r5, pc}
 8008cd8:	220c      	movs	r2, #12
 8008cda:	6002      	str	r2, [r0, #0]
 8008cdc:	2500      	movs	r5, #0
 8008cde:	e7f8      	b.n	8008cd2 <_calloc_r+0x16>
 8008ce0:	4621      	mov	r1, r4
 8008ce2:	f7fe fa18 	bl	8007116 <memset>
 8008ce6:	e7f4      	b.n	8008cd2 <_calloc_r+0x16>

08008ce8 <__ascii_mbtowc>:
 8008ce8:	b082      	sub	sp, #8
 8008cea:	b901      	cbnz	r1, 8008cee <__ascii_mbtowc+0x6>
 8008cec:	a901      	add	r1, sp, #4
 8008cee:	b142      	cbz	r2, 8008d02 <__ascii_mbtowc+0x1a>
 8008cf0:	b14b      	cbz	r3, 8008d06 <__ascii_mbtowc+0x1e>
 8008cf2:	7813      	ldrb	r3, [r2, #0]
 8008cf4:	600b      	str	r3, [r1, #0]
 8008cf6:	7812      	ldrb	r2, [r2, #0]
 8008cf8:	1e10      	subs	r0, r2, #0
 8008cfa:	bf18      	it	ne
 8008cfc:	2001      	movne	r0, #1
 8008cfe:	b002      	add	sp, #8
 8008d00:	4770      	bx	lr
 8008d02:	4610      	mov	r0, r2
 8008d04:	e7fb      	b.n	8008cfe <__ascii_mbtowc+0x16>
 8008d06:	f06f 0001 	mvn.w	r0, #1
 8008d0a:	e7f8      	b.n	8008cfe <__ascii_mbtowc+0x16>

08008d0c <_realloc_r>:
 8008d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d10:	4680      	mov	r8, r0
 8008d12:	4614      	mov	r4, r2
 8008d14:	460e      	mov	r6, r1
 8008d16:	b921      	cbnz	r1, 8008d22 <_realloc_r+0x16>
 8008d18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d1c:	4611      	mov	r1, r2
 8008d1e:	f7ff b969 	b.w	8007ff4 <_malloc_r>
 8008d22:	b92a      	cbnz	r2, 8008d30 <_realloc_r+0x24>
 8008d24:	f7ff f8f2 	bl	8007f0c <_free_r>
 8008d28:	4625      	mov	r5, r4
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d30:	f000 f841 	bl	8008db6 <_malloc_usable_size_r>
 8008d34:	4284      	cmp	r4, r0
 8008d36:	4607      	mov	r7, r0
 8008d38:	d802      	bhi.n	8008d40 <_realloc_r+0x34>
 8008d3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d3e:	d812      	bhi.n	8008d66 <_realloc_r+0x5a>
 8008d40:	4621      	mov	r1, r4
 8008d42:	4640      	mov	r0, r8
 8008d44:	f7ff f956 	bl	8007ff4 <_malloc_r>
 8008d48:	4605      	mov	r5, r0
 8008d4a:	2800      	cmp	r0, #0
 8008d4c:	d0ed      	beq.n	8008d2a <_realloc_r+0x1e>
 8008d4e:	42bc      	cmp	r4, r7
 8008d50:	4622      	mov	r2, r4
 8008d52:	4631      	mov	r1, r6
 8008d54:	bf28      	it	cs
 8008d56:	463a      	movcs	r2, r7
 8008d58:	f7ff ff84 	bl	8008c64 <memcpy>
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	4640      	mov	r0, r8
 8008d60:	f7ff f8d4 	bl	8007f0c <_free_r>
 8008d64:	e7e1      	b.n	8008d2a <_realloc_r+0x1e>
 8008d66:	4635      	mov	r5, r6
 8008d68:	e7df      	b.n	8008d2a <_realloc_r+0x1e>

08008d6a <__ascii_wctomb>:
 8008d6a:	b149      	cbz	r1, 8008d80 <__ascii_wctomb+0x16>
 8008d6c:	2aff      	cmp	r2, #255	; 0xff
 8008d6e:	bf85      	ittet	hi
 8008d70:	238a      	movhi	r3, #138	; 0x8a
 8008d72:	6003      	strhi	r3, [r0, #0]
 8008d74:	700a      	strbls	r2, [r1, #0]
 8008d76:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d7a:	bf98      	it	ls
 8008d7c:	2001      	movls	r0, #1
 8008d7e:	4770      	bx	lr
 8008d80:	4608      	mov	r0, r1
 8008d82:	4770      	bx	lr

08008d84 <fiprintf>:
 8008d84:	b40e      	push	{r1, r2, r3}
 8008d86:	b503      	push	{r0, r1, lr}
 8008d88:	4601      	mov	r1, r0
 8008d8a:	ab03      	add	r3, sp, #12
 8008d8c:	4805      	ldr	r0, [pc, #20]	; (8008da4 <fiprintf+0x20>)
 8008d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d92:	6800      	ldr	r0, [r0, #0]
 8008d94:	9301      	str	r3, [sp, #4]
 8008d96:	f000 f83f 	bl	8008e18 <_vfiprintf_r>
 8008d9a:	b002      	add	sp, #8
 8008d9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da0:	b003      	add	sp, #12
 8008da2:	4770      	bx	lr
 8008da4:	200000c8 	.word	0x200000c8

08008da8 <abort>:
 8008da8:	b508      	push	{r3, lr}
 8008daa:	2006      	movs	r0, #6
 8008dac:	f000 fa0c 	bl	80091c8 <raise>
 8008db0:	2001      	movs	r0, #1
 8008db2:	f7f9 fb6f 	bl	8002494 <_exit>

08008db6 <_malloc_usable_size_r>:
 8008db6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dba:	1f18      	subs	r0, r3, #4
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	bfbc      	itt	lt
 8008dc0:	580b      	ldrlt	r3, [r1, r0]
 8008dc2:	18c0      	addlt	r0, r0, r3
 8008dc4:	4770      	bx	lr

08008dc6 <__sfputc_r>:
 8008dc6:	6893      	ldr	r3, [r2, #8]
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	b410      	push	{r4}
 8008dce:	6093      	str	r3, [r2, #8]
 8008dd0:	da08      	bge.n	8008de4 <__sfputc_r+0x1e>
 8008dd2:	6994      	ldr	r4, [r2, #24]
 8008dd4:	42a3      	cmp	r3, r4
 8008dd6:	db01      	blt.n	8008ddc <__sfputc_r+0x16>
 8008dd8:	290a      	cmp	r1, #10
 8008dda:	d103      	bne.n	8008de4 <__sfputc_r+0x1e>
 8008ddc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008de0:	f000 b934 	b.w	800904c <__swbuf_r>
 8008de4:	6813      	ldr	r3, [r2, #0]
 8008de6:	1c58      	adds	r0, r3, #1
 8008de8:	6010      	str	r0, [r2, #0]
 8008dea:	7019      	strb	r1, [r3, #0]
 8008dec:	4608      	mov	r0, r1
 8008dee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <__sfputs_r>:
 8008df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df6:	4606      	mov	r6, r0
 8008df8:	460f      	mov	r7, r1
 8008dfa:	4614      	mov	r4, r2
 8008dfc:	18d5      	adds	r5, r2, r3
 8008dfe:	42ac      	cmp	r4, r5
 8008e00:	d101      	bne.n	8008e06 <__sfputs_r+0x12>
 8008e02:	2000      	movs	r0, #0
 8008e04:	e007      	b.n	8008e16 <__sfputs_r+0x22>
 8008e06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e0a:	463a      	mov	r2, r7
 8008e0c:	4630      	mov	r0, r6
 8008e0e:	f7ff ffda 	bl	8008dc6 <__sfputc_r>
 8008e12:	1c43      	adds	r3, r0, #1
 8008e14:	d1f3      	bne.n	8008dfe <__sfputs_r+0xa>
 8008e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e18 <_vfiprintf_r>:
 8008e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e1c:	460d      	mov	r5, r1
 8008e1e:	b09d      	sub	sp, #116	; 0x74
 8008e20:	4614      	mov	r4, r2
 8008e22:	4698      	mov	r8, r3
 8008e24:	4606      	mov	r6, r0
 8008e26:	b118      	cbz	r0, 8008e30 <_vfiprintf_r+0x18>
 8008e28:	6a03      	ldr	r3, [r0, #32]
 8008e2a:	b90b      	cbnz	r3, 8008e30 <_vfiprintf_r+0x18>
 8008e2c:	f7fe f8da 	bl	8006fe4 <__sinit>
 8008e30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e32:	07d9      	lsls	r1, r3, #31
 8008e34:	d405      	bmi.n	8008e42 <_vfiprintf_r+0x2a>
 8008e36:	89ab      	ldrh	r3, [r5, #12]
 8008e38:	059a      	lsls	r2, r3, #22
 8008e3a:	d402      	bmi.n	8008e42 <_vfiprintf_r+0x2a>
 8008e3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e3e:	f7fe f9e8 	bl	8007212 <__retarget_lock_acquire_recursive>
 8008e42:	89ab      	ldrh	r3, [r5, #12]
 8008e44:	071b      	lsls	r3, r3, #28
 8008e46:	d501      	bpl.n	8008e4c <_vfiprintf_r+0x34>
 8008e48:	692b      	ldr	r3, [r5, #16]
 8008e4a:	b99b      	cbnz	r3, 8008e74 <_vfiprintf_r+0x5c>
 8008e4c:	4629      	mov	r1, r5
 8008e4e:	4630      	mov	r0, r6
 8008e50:	f000 f93a 	bl	80090c8 <__swsetup_r>
 8008e54:	b170      	cbz	r0, 8008e74 <_vfiprintf_r+0x5c>
 8008e56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e58:	07dc      	lsls	r4, r3, #31
 8008e5a:	d504      	bpl.n	8008e66 <_vfiprintf_r+0x4e>
 8008e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e60:	b01d      	add	sp, #116	; 0x74
 8008e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e66:	89ab      	ldrh	r3, [r5, #12]
 8008e68:	0598      	lsls	r0, r3, #22
 8008e6a:	d4f7      	bmi.n	8008e5c <_vfiprintf_r+0x44>
 8008e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e6e:	f7fe f9d1 	bl	8007214 <__retarget_lock_release_recursive>
 8008e72:	e7f3      	b.n	8008e5c <_vfiprintf_r+0x44>
 8008e74:	2300      	movs	r3, #0
 8008e76:	9309      	str	r3, [sp, #36]	; 0x24
 8008e78:	2320      	movs	r3, #32
 8008e7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e82:	2330      	movs	r3, #48	; 0x30
 8008e84:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009038 <_vfiprintf_r+0x220>
 8008e88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e8c:	f04f 0901 	mov.w	r9, #1
 8008e90:	4623      	mov	r3, r4
 8008e92:	469a      	mov	sl, r3
 8008e94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e98:	b10a      	cbz	r2, 8008e9e <_vfiprintf_r+0x86>
 8008e9a:	2a25      	cmp	r2, #37	; 0x25
 8008e9c:	d1f9      	bne.n	8008e92 <_vfiprintf_r+0x7a>
 8008e9e:	ebba 0b04 	subs.w	fp, sl, r4
 8008ea2:	d00b      	beq.n	8008ebc <_vfiprintf_r+0xa4>
 8008ea4:	465b      	mov	r3, fp
 8008ea6:	4622      	mov	r2, r4
 8008ea8:	4629      	mov	r1, r5
 8008eaa:	4630      	mov	r0, r6
 8008eac:	f7ff ffa2 	bl	8008df4 <__sfputs_r>
 8008eb0:	3001      	adds	r0, #1
 8008eb2:	f000 80a9 	beq.w	8009008 <_vfiprintf_r+0x1f0>
 8008eb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008eb8:	445a      	add	r2, fp
 8008eba:	9209      	str	r2, [sp, #36]	; 0x24
 8008ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f000 80a1 	beq.w	8009008 <_vfiprintf_r+0x1f0>
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8008ecc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ed0:	f10a 0a01 	add.w	sl, sl, #1
 8008ed4:	9304      	str	r3, [sp, #16]
 8008ed6:	9307      	str	r3, [sp, #28]
 8008ed8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008edc:	931a      	str	r3, [sp, #104]	; 0x68
 8008ede:	4654      	mov	r4, sl
 8008ee0:	2205      	movs	r2, #5
 8008ee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee6:	4854      	ldr	r0, [pc, #336]	; (8009038 <_vfiprintf_r+0x220>)
 8008ee8:	f7f7 f972 	bl	80001d0 <memchr>
 8008eec:	9a04      	ldr	r2, [sp, #16]
 8008eee:	b9d8      	cbnz	r0, 8008f28 <_vfiprintf_r+0x110>
 8008ef0:	06d1      	lsls	r1, r2, #27
 8008ef2:	bf44      	itt	mi
 8008ef4:	2320      	movmi	r3, #32
 8008ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008efa:	0713      	lsls	r3, r2, #28
 8008efc:	bf44      	itt	mi
 8008efe:	232b      	movmi	r3, #43	; 0x2b
 8008f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f04:	f89a 3000 	ldrb.w	r3, [sl]
 8008f08:	2b2a      	cmp	r3, #42	; 0x2a
 8008f0a:	d015      	beq.n	8008f38 <_vfiprintf_r+0x120>
 8008f0c:	9a07      	ldr	r2, [sp, #28]
 8008f0e:	4654      	mov	r4, sl
 8008f10:	2000      	movs	r0, #0
 8008f12:	f04f 0c0a 	mov.w	ip, #10
 8008f16:	4621      	mov	r1, r4
 8008f18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f1c:	3b30      	subs	r3, #48	; 0x30
 8008f1e:	2b09      	cmp	r3, #9
 8008f20:	d94d      	bls.n	8008fbe <_vfiprintf_r+0x1a6>
 8008f22:	b1b0      	cbz	r0, 8008f52 <_vfiprintf_r+0x13a>
 8008f24:	9207      	str	r2, [sp, #28]
 8008f26:	e014      	b.n	8008f52 <_vfiprintf_r+0x13a>
 8008f28:	eba0 0308 	sub.w	r3, r0, r8
 8008f2c:	fa09 f303 	lsl.w	r3, r9, r3
 8008f30:	4313      	orrs	r3, r2
 8008f32:	9304      	str	r3, [sp, #16]
 8008f34:	46a2      	mov	sl, r4
 8008f36:	e7d2      	b.n	8008ede <_vfiprintf_r+0xc6>
 8008f38:	9b03      	ldr	r3, [sp, #12]
 8008f3a:	1d19      	adds	r1, r3, #4
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	9103      	str	r1, [sp, #12]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	bfbb      	ittet	lt
 8008f44:	425b      	neglt	r3, r3
 8008f46:	f042 0202 	orrlt.w	r2, r2, #2
 8008f4a:	9307      	strge	r3, [sp, #28]
 8008f4c:	9307      	strlt	r3, [sp, #28]
 8008f4e:	bfb8      	it	lt
 8008f50:	9204      	strlt	r2, [sp, #16]
 8008f52:	7823      	ldrb	r3, [r4, #0]
 8008f54:	2b2e      	cmp	r3, #46	; 0x2e
 8008f56:	d10c      	bne.n	8008f72 <_vfiprintf_r+0x15a>
 8008f58:	7863      	ldrb	r3, [r4, #1]
 8008f5a:	2b2a      	cmp	r3, #42	; 0x2a
 8008f5c:	d134      	bne.n	8008fc8 <_vfiprintf_r+0x1b0>
 8008f5e:	9b03      	ldr	r3, [sp, #12]
 8008f60:	1d1a      	adds	r2, r3, #4
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	9203      	str	r2, [sp, #12]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	bfb8      	it	lt
 8008f6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f6e:	3402      	adds	r4, #2
 8008f70:	9305      	str	r3, [sp, #20]
 8008f72:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009048 <_vfiprintf_r+0x230>
 8008f76:	7821      	ldrb	r1, [r4, #0]
 8008f78:	2203      	movs	r2, #3
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	f7f7 f928 	bl	80001d0 <memchr>
 8008f80:	b138      	cbz	r0, 8008f92 <_vfiprintf_r+0x17a>
 8008f82:	9b04      	ldr	r3, [sp, #16]
 8008f84:	eba0 000a 	sub.w	r0, r0, sl
 8008f88:	2240      	movs	r2, #64	; 0x40
 8008f8a:	4082      	lsls	r2, r0
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	3401      	adds	r4, #1
 8008f90:	9304      	str	r3, [sp, #16]
 8008f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f96:	4829      	ldr	r0, [pc, #164]	; (800903c <_vfiprintf_r+0x224>)
 8008f98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f9c:	2206      	movs	r2, #6
 8008f9e:	f7f7 f917 	bl	80001d0 <memchr>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d03f      	beq.n	8009026 <_vfiprintf_r+0x20e>
 8008fa6:	4b26      	ldr	r3, [pc, #152]	; (8009040 <_vfiprintf_r+0x228>)
 8008fa8:	bb1b      	cbnz	r3, 8008ff2 <_vfiprintf_r+0x1da>
 8008faa:	9b03      	ldr	r3, [sp, #12]
 8008fac:	3307      	adds	r3, #7
 8008fae:	f023 0307 	bic.w	r3, r3, #7
 8008fb2:	3308      	adds	r3, #8
 8008fb4:	9303      	str	r3, [sp, #12]
 8008fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fb8:	443b      	add	r3, r7
 8008fba:	9309      	str	r3, [sp, #36]	; 0x24
 8008fbc:	e768      	b.n	8008e90 <_vfiprintf_r+0x78>
 8008fbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fc2:	460c      	mov	r4, r1
 8008fc4:	2001      	movs	r0, #1
 8008fc6:	e7a6      	b.n	8008f16 <_vfiprintf_r+0xfe>
 8008fc8:	2300      	movs	r3, #0
 8008fca:	3401      	adds	r4, #1
 8008fcc:	9305      	str	r3, [sp, #20]
 8008fce:	4619      	mov	r1, r3
 8008fd0:	f04f 0c0a 	mov.w	ip, #10
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fda:	3a30      	subs	r2, #48	; 0x30
 8008fdc:	2a09      	cmp	r2, #9
 8008fde:	d903      	bls.n	8008fe8 <_vfiprintf_r+0x1d0>
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0c6      	beq.n	8008f72 <_vfiprintf_r+0x15a>
 8008fe4:	9105      	str	r1, [sp, #20]
 8008fe6:	e7c4      	b.n	8008f72 <_vfiprintf_r+0x15a>
 8008fe8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fec:	4604      	mov	r4, r0
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e7f0      	b.n	8008fd4 <_vfiprintf_r+0x1bc>
 8008ff2:	ab03      	add	r3, sp, #12
 8008ff4:	9300      	str	r3, [sp, #0]
 8008ff6:	462a      	mov	r2, r5
 8008ff8:	4b12      	ldr	r3, [pc, #72]	; (8009044 <_vfiprintf_r+0x22c>)
 8008ffa:	a904      	add	r1, sp, #16
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7fd fb9f 	bl	8006740 <_printf_float>
 8009002:	4607      	mov	r7, r0
 8009004:	1c78      	adds	r0, r7, #1
 8009006:	d1d6      	bne.n	8008fb6 <_vfiprintf_r+0x19e>
 8009008:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800900a:	07d9      	lsls	r1, r3, #31
 800900c:	d405      	bmi.n	800901a <_vfiprintf_r+0x202>
 800900e:	89ab      	ldrh	r3, [r5, #12]
 8009010:	059a      	lsls	r2, r3, #22
 8009012:	d402      	bmi.n	800901a <_vfiprintf_r+0x202>
 8009014:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009016:	f7fe f8fd 	bl	8007214 <__retarget_lock_release_recursive>
 800901a:	89ab      	ldrh	r3, [r5, #12]
 800901c:	065b      	lsls	r3, r3, #25
 800901e:	f53f af1d 	bmi.w	8008e5c <_vfiprintf_r+0x44>
 8009022:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009024:	e71c      	b.n	8008e60 <_vfiprintf_r+0x48>
 8009026:	ab03      	add	r3, sp, #12
 8009028:	9300      	str	r3, [sp, #0]
 800902a:	462a      	mov	r2, r5
 800902c:	4b05      	ldr	r3, [pc, #20]	; (8009044 <_vfiprintf_r+0x22c>)
 800902e:	a904      	add	r1, sp, #16
 8009030:	4630      	mov	r0, r6
 8009032:	f7fd fe29 	bl	8006c88 <_printf_i>
 8009036:	e7e4      	b.n	8009002 <_vfiprintf_r+0x1ea>
 8009038:	0800957c 	.word	0x0800957c
 800903c:	08009586 	.word	0x08009586
 8009040:	08006741 	.word	0x08006741
 8009044:	08008df5 	.word	0x08008df5
 8009048:	08009582 	.word	0x08009582

0800904c <__swbuf_r>:
 800904c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904e:	460e      	mov	r6, r1
 8009050:	4614      	mov	r4, r2
 8009052:	4605      	mov	r5, r0
 8009054:	b118      	cbz	r0, 800905e <__swbuf_r+0x12>
 8009056:	6a03      	ldr	r3, [r0, #32]
 8009058:	b90b      	cbnz	r3, 800905e <__swbuf_r+0x12>
 800905a:	f7fd ffc3 	bl	8006fe4 <__sinit>
 800905e:	69a3      	ldr	r3, [r4, #24]
 8009060:	60a3      	str	r3, [r4, #8]
 8009062:	89a3      	ldrh	r3, [r4, #12]
 8009064:	071a      	lsls	r2, r3, #28
 8009066:	d525      	bpl.n	80090b4 <__swbuf_r+0x68>
 8009068:	6923      	ldr	r3, [r4, #16]
 800906a:	b31b      	cbz	r3, 80090b4 <__swbuf_r+0x68>
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	6922      	ldr	r2, [r4, #16]
 8009070:	1a98      	subs	r0, r3, r2
 8009072:	6963      	ldr	r3, [r4, #20]
 8009074:	b2f6      	uxtb	r6, r6
 8009076:	4283      	cmp	r3, r0
 8009078:	4637      	mov	r7, r6
 800907a:	dc04      	bgt.n	8009086 <__swbuf_r+0x3a>
 800907c:	4621      	mov	r1, r4
 800907e:	4628      	mov	r0, r5
 8009080:	f7ff fd9e 	bl	8008bc0 <_fflush_r>
 8009084:	b9e0      	cbnz	r0, 80090c0 <__swbuf_r+0x74>
 8009086:	68a3      	ldr	r3, [r4, #8]
 8009088:	3b01      	subs	r3, #1
 800908a:	60a3      	str	r3, [r4, #8]
 800908c:	6823      	ldr	r3, [r4, #0]
 800908e:	1c5a      	adds	r2, r3, #1
 8009090:	6022      	str	r2, [r4, #0]
 8009092:	701e      	strb	r6, [r3, #0]
 8009094:	6962      	ldr	r2, [r4, #20]
 8009096:	1c43      	adds	r3, r0, #1
 8009098:	429a      	cmp	r2, r3
 800909a:	d004      	beq.n	80090a6 <__swbuf_r+0x5a>
 800909c:	89a3      	ldrh	r3, [r4, #12]
 800909e:	07db      	lsls	r3, r3, #31
 80090a0:	d506      	bpl.n	80090b0 <__swbuf_r+0x64>
 80090a2:	2e0a      	cmp	r6, #10
 80090a4:	d104      	bne.n	80090b0 <__swbuf_r+0x64>
 80090a6:	4621      	mov	r1, r4
 80090a8:	4628      	mov	r0, r5
 80090aa:	f7ff fd89 	bl	8008bc0 <_fflush_r>
 80090ae:	b938      	cbnz	r0, 80090c0 <__swbuf_r+0x74>
 80090b0:	4638      	mov	r0, r7
 80090b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090b4:	4621      	mov	r1, r4
 80090b6:	4628      	mov	r0, r5
 80090b8:	f000 f806 	bl	80090c8 <__swsetup_r>
 80090bc:	2800      	cmp	r0, #0
 80090be:	d0d5      	beq.n	800906c <__swbuf_r+0x20>
 80090c0:	f04f 37ff 	mov.w	r7, #4294967295
 80090c4:	e7f4      	b.n	80090b0 <__swbuf_r+0x64>
	...

080090c8 <__swsetup_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4b2a      	ldr	r3, [pc, #168]	; (8009174 <__swsetup_r+0xac>)
 80090cc:	4605      	mov	r5, r0
 80090ce:	6818      	ldr	r0, [r3, #0]
 80090d0:	460c      	mov	r4, r1
 80090d2:	b118      	cbz	r0, 80090dc <__swsetup_r+0x14>
 80090d4:	6a03      	ldr	r3, [r0, #32]
 80090d6:	b90b      	cbnz	r3, 80090dc <__swsetup_r+0x14>
 80090d8:	f7fd ff84 	bl	8006fe4 <__sinit>
 80090dc:	89a3      	ldrh	r3, [r4, #12]
 80090de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090e2:	0718      	lsls	r0, r3, #28
 80090e4:	d422      	bmi.n	800912c <__swsetup_r+0x64>
 80090e6:	06d9      	lsls	r1, r3, #27
 80090e8:	d407      	bmi.n	80090fa <__swsetup_r+0x32>
 80090ea:	2309      	movs	r3, #9
 80090ec:	602b      	str	r3, [r5, #0]
 80090ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090f2:	81a3      	strh	r3, [r4, #12]
 80090f4:	f04f 30ff 	mov.w	r0, #4294967295
 80090f8:	e034      	b.n	8009164 <__swsetup_r+0x9c>
 80090fa:	0758      	lsls	r0, r3, #29
 80090fc:	d512      	bpl.n	8009124 <__swsetup_r+0x5c>
 80090fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009100:	b141      	cbz	r1, 8009114 <__swsetup_r+0x4c>
 8009102:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009106:	4299      	cmp	r1, r3
 8009108:	d002      	beq.n	8009110 <__swsetup_r+0x48>
 800910a:	4628      	mov	r0, r5
 800910c:	f7fe fefe 	bl	8007f0c <_free_r>
 8009110:	2300      	movs	r3, #0
 8009112:	6363      	str	r3, [r4, #52]	; 0x34
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800911a:	81a3      	strh	r3, [r4, #12]
 800911c:	2300      	movs	r3, #0
 800911e:	6063      	str	r3, [r4, #4]
 8009120:	6923      	ldr	r3, [r4, #16]
 8009122:	6023      	str	r3, [r4, #0]
 8009124:	89a3      	ldrh	r3, [r4, #12]
 8009126:	f043 0308 	orr.w	r3, r3, #8
 800912a:	81a3      	strh	r3, [r4, #12]
 800912c:	6923      	ldr	r3, [r4, #16]
 800912e:	b94b      	cbnz	r3, 8009144 <__swsetup_r+0x7c>
 8009130:	89a3      	ldrh	r3, [r4, #12]
 8009132:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800913a:	d003      	beq.n	8009144 <__swsetup_r+0x7c>
 800913c:	4621      	mov	r1, r4
 800913e:	4628      	mov	r0, r5
 8009140:	f000 f884 	bl	800924c <__smakebuf_r>
 8009144:	89a0      	ldrh	r0, [r4, #12]
 8009146:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800914a:	f010 0301 	ands.w	r3, r0, #1
 800914e:	d00a      	beq.n	8009166 <__swsetup_r+0x9e>
 8009150:	2300      	movs	r3, #0
 8009152:	60a3      	str	r3, [r4, #8]
 8009154:	6963      	ldr	r3, [r4, #20]
 8009156:	425b      	negs	r3, r3
 8009158:	61a3      	str	r3, [r4, #24]
 800915a:	6923      	ldr	r3, [r4, #16]
 800915c:	b943      	cbnz	r3, 8009170 <__swsetup_r+0xa8>
 800915e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009162:	d1c4      	bne.n	80090ee <__swsetup_r+0x26>
 8009164:	bd38      	pop	{r3, r4, r5, pc}
 8009166:	0781      	lsls	r1, r0, #30
 8009168:	bf58      	it	pl
 800916a:	6963      	ldrpl	r3, [r4, #20]
 800916c:	60a3      	str	r3, [r4, #8]
 800916e:	e7f4      	b.n	800915a <__swsetup_r+0x92>
 8009170:	2000      	movs	r0, #0
 8009172:	e7f7      	b.n	8009164 <__swsetup_r+0x9c>
 8009174:	200000c8 	.word	0x200000c8

08009178 <_raise_r>:
 8009178:	291f      	cmp	r1, #31
 800917a:	b538      	push	{r3, r4, r5, lr}
 800917c:	4604      	mov	r4, r0
 800917e:	460d      	mov	r5, r1
 8009180:	d904      	bls.n	800918c <_raise_r+0x14>
 8009182:	2316      	movs	r3, #22
 8009184:	6003      	str	r3, [r0, #0]
 8009186:	f04f 30ff 	mov.w	r0, #4294967295
 800918a:	bd38      	pop	{r3, r4, r5, pc}
 800918c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800918e:	b112      	cbz	r2, 8009196 <_raise_r+0x1e>
 8009190:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009194:	b94b      	cbnz	r3, 80091aa <_raise_r+0x32>
 8009196:	4620      	mov	r0, r4
 8009198:	f000 f830 	bl	80091fc <_getpid_r>
 800919c:	462a      	mov	r2, r5
 800919e:	4601      	mov	r1, r0
 80091a0:	4620      	mov	r0, r4
 80091a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091a6:	f000 b817 	b.w	80091d8 <_kill_r>
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d00a      	beq.n	80091c4 <_raise_r+0x4c>
 80091ae:	1c59      	adds	r1, r3, #1
 80091b0:	d103      	bne.n	80091ba <_raise_r+0x42>
 80091b2:	2316      	movs	r3, #22
 80091b4:	6003      	str	r3, [r0, #0]
 80091b6:	2001      	movs	r0, #1
 80091b8:	e7e7      	b.n	800918a <_raise_r+0x12>
 80091ba:	2400      	movs	r4, #0
 80091bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091c0:	4628      	mov	r0, r5
 80091c2:	4798      	blx	r3
 80091c4:	2000      	movs	r0, #0
 80091c6:	e7e0      	b.n	800918a <_raise_r+0x12>

080091c8 <raise>:
 80091c8:	4b02      	ldr	r3, [pc, #8]	; (80091d4 <raise+0xc>)
 80091ca:	4601      	mov	r1, r0
 80091cc:	6818      	ldr	r0, [r3, #0]
 80091ce:	f7ff bfd3 	b.w	8009178 <_raise_r>
 80091d2:	bf00      	nop
 80091d4:	200000c8 	.word	0x200000c8

080091d8 <_kill_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4d07      	ldr	r5, [pc, #28]	; (80091f8 <_kill_r+0x20>)
 80091dc:	2300      	movs	r3, #0
 80091de:	4604      	mov	r4, r0
 80091e0:	4608      	mov	r0, r1
 80091e2:	4611      	mov	r1, r2
 80091e4:	602b      	str	r3, [r5, #0]
 80091e6:	f7f9 f945 	bl	8002474 <_kill>
 80091ea:	1c43      	adds	r3, r0, #1
 80091ec:	d102      	bne.n	80091f4 <_kill_r+0x1c>
 80091ee:	682b      	ldr	r3, [r5, #0]
 80091f0:	b103      	cbz	r3, 80091f4 <_kill_r+0x1c>
 80091f2:	6023      	str	r3, [r4, #0]
 80091f4:	bd38      	pop	{r3, r4, r5, pc}
 80091f6:	bf00      	nop
 80091f8:	20000638 	.word	0x20000638

080091fc <_getpid_r>:
 80091fc:	f7f9 b932 	b.w	8002464 <_getpid>

08009200 <__swhatbuf_r>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	460c      	mov	r4, r1
 8009204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009208:	2900      	cmp	r1, #0
 800920a:	b096      	sub	sp, #88	; 0x58
 800920c:	4615      	mov	r5, r2
 800920e:	461e      	mov	r6, r3
 8009210:	da0d      	bge.n	800922e <__swhatbuf_r+0x2e>
 8009212:	89a3      	ldrh	r3, [r4, #12]
 8009214:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009218:	f04f 0100 	mov.w	r1, #0
 800921c:	bf0c      	ite	eq
 800921e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009222:	2340      	movne	r3, #64	; 0x40
 8009224:	2000      	movs	r0, #0
 8009226:	6031      	str	r1, [r6, #0]
 8009228:	602b      	str	r3, [r5, #0]
 800922a:	b016      	add	sp, #88	; 0x58
 800922c:	bd70      	pop	{r4, r5, r6, pc}
 800922e:	466a      	mov	r2, sp
 8009230:	f000 f848 	bl	80092c4 <_fstat_r>
 8009234:	2800      	cmp	r0, #0
 8009236:	dbec      	blt.n	8009212 <__swhatbuf_r+0x12>
 8009238:	9901      	ldr	r1, [sp, #4]
 800923a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800923e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009242:	4259      	negs	r1, r3
 8009244:	4159      	adcs	r1, r3
 8009246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800924a:	e7eb      	b.n	8009224 <__swhatbuf_r+0x24>

0800924c <__smakebuf_r>:
 800924c:	898b      	ldrh	r3, [r1, #12]
 800924e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009250:	079d      	lsls	r5, r3, #30
 8009252:	4606      	mov	r6, r0
 8009254:	460c      	mov	r4, r1
 8009256:	d507      	bpl.n	8009268 <__smakebuf_r+0x1c>
 8009258:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800925c:	6023      	str	r3, [r4, #0]
 800925e:	6123      	str	r3, [r4, #16]
 8009260:	2301      	movs	r3, #1
 8009262:	6163      	str	r3, [r4, #20]
 8009264:	b002      	add	sp, #8
 8009266:	bd70      	pop	{r4, r5, r6, pc}
 8009268:	ab01      	add	r3, sp, #4
 800926a:	466a      	mov	r2, sp
 800926c:	f7ff ffc8 	bl	8009200 <__swhatbuf_r>
 8009270:	9900      	ldr	r1, [sp, #0]
 8009272:	4605      	mov	r5, r0
 8009274:	4630      	mov	r0, r6
 8009276:	f7fe febd 	bl	8007ff4 <_malloc_r>
 800927a:	b948      	cbnz	r0, 8009290 <__smakebuf_r+0x44>
 800927c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009280:	059a      	lsls	r2, r3, #22
 8009282:	d4ef      	bmi.n	8009264 <__smakebuf_r+0x18>
 8009284:	f023 0303 	bic.w	r3, r3, #3
 8009288:	f043 0302 	orr.w	r3, r3, #2
 800928c:	81a3      	strh	r3, [r4, #12]
 800928e:	e7e3      	b.n	8009258 <__smakebuf_r+0xc>
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	6020      	str	r0, [r4, #0]
 8009294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009298:	81a3      	strh	r3, [r4, #12]
 800929a:	9b00      	ldr	r3, [sp, #0]
 800929c:	6163      	str	r3, [r4, #20]
 800929e:	9b01      	ldr	r3, [sp, #4]
 80092a0:	6120      	str	r0, [r4, #16]
 80092a2:	b15b      	cbz	r3, 80092bc <__smakebuf_r+0x70>
 80092a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092a8:	4630      	mov	r0, r6
 80092aa:	f000 f81d 	bl	80092e8 <_isatty_r>
 80092ae:	b128      	cbz	r0, 80092bc <__smakebuf_r+0x70>
 80092b0:	89a3      	ldrh	r3, [r4, #12]
 80092b2:	f023 0303 	bic.w	r3, r3, #3
 80092b6:	f043 0301 	orr.w	r3, r3, #1
 80092ba:	81a3      	strh	r3, [r4, #12]
 80092bc:	89a3      	ldrh	r3, [r4, #12]
 80092be:	431d      	orrs	r5, r3
 80092c0:	81a5      	strh	r5, [r4, #12]
 80092c2:	e7cf      	b.n	8009264 <__smakebuf_r+0x18>

080092c4 <_fstat_r>:
 80092c4:	b538      	push	{r3, r4, r5, lr}
 80092c6:	4d07      	ldr	r5, [pc, #28]	; (80092e4 <_fstat_r+0x20>)
 80092c8:	2300      	movs	r3, #0
 80092ca:	4604      	mov	r4, r0
 80092cc:	4608      	mov	r0, r1
 80092ce:	4611      	mov	r1, r2
 80092d0:	602b      	str	r3, [r5, #0]
 80092d2:	f7f9 f912 	bl	80024fa <_fstat>
 80092d6:	1c43      	adds	r3, r0, #1
 80092d8:	d102      	bne.n	80092e0 <_fstat_r+0x1c>
 80092da:	682b      	ldr	r3, [r5, #0]
 80092dc:	b103      	cbz	r3, 80092e0 <_fstat_r+0x1c>
 80092de:	6023      	str	r3, [r4, #0]
 80092e0:	bd38      	pop	{r3, r4, r5, pc}
 80092e2:	bf00      	nop
 80092e4:	20000638 	.word	0x20000638

080092e8 <_isatty_r>:
 80092e8:	b538      	push	{r3, r4, r5, lr}
 80092ea:	4d06      	ldr	r5, [pc, #24]	; (8009304 <_isatty_r+0x1c>)
 80092ec:	2300      	movs	r3, #0
 80092ee:	4604      	mov	r4, r0
 80092f0:	4608      	mov	r0, r1
 80092f2:	602b      	str	r3, [r5, #0]
 80092f4:	f7f9 f911 	bl	800251a <_isatty>
 80092f8:	1c43      	adds	r3, r0, #1
 80092fa:	d102      	bne.n	8009302 <_isatty_r+0x1a>
 80092fc:	682b      	ldr	r3, [r5, #0]
 80092fe:	b103      	cbz	r3, 8009302 <_isatty_r+0x1a>
 8009300:	6023      	str	r3, [r4, #0]
 8009302:	bd38      	pop	{r3, r4, r5, pc}
 8009304:	20000638 	.word	0x20000638

08009308 <_init>:
 8009308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800930a:	bf00      	nop
 800930c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800930e:	bc08      	pop	{r3}
 8009310:	469e      	mov	lr, r3
 8009312:	4770      	bx	lr

08009314 <_fini>:
 8009314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009316:	bf00      	nop
 8009318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800931a:	bc08      	pop	{r3}
 800931c:	469e      	mov	lr, r3
 800931e:	4770      	bx	lr
