|Bus
clr => clr.IN12
clk => clk.IN12
wren => wren.IN12
MDRRead => MDRRead.IN1
ALUen => CLoIn[8].LATCH_ENABLE
ALUen => CLoIn[7].LATCH_ENABLE
ALUen => CLoIn[6].LATCH_ENABLE
ALUen => CLoIn[5].LATCH_ENABLE
ALUen => CLoIn[4].LATCH_ENABLE
ALUen => CLoIn[3].LATCH_ENABLE
ALUen => CLoIn[2].LATCH_ENABLE
ALUen => CLoIn[1].LATCH_ENABLE
ALUen => CLoIn[0].LATCH_ENABLE
ALUen => CHiIn[31].LATCH_ENABLE
ALUen => CHiIn[30].LATCH_ENABLE
ALUen => CHiIn[29].LATCH_ENABLE
ALUen => CHiIn[28].LATCH_ENABLE
ALUen => CHiIn[27].LATCH_ENABLE
ALUen => CHiIn[26].LATCH_ENABLE
ALUen => CHiIn[25].LATCH_ENABLE
ALUen => CHiIn[24].LATCH_ENABLE
ALUen => CHiIn[23].LATCH_ENABLE
ALUen => CHiIn[22].LATCH_ENABLE
ALUen => CHiIn[21].LATCH_ENABLE
ALUen => CHiIn[20].LATCH_ENABLE
ALUen => CHiIn[19].LATCH_ENABLE
ALUen => CHiIn[18].LATCH_ENABLE
ALUen => CHiIn[17].LATCH_ENABLE
ALUen => CHiIn[16].LATCH_ENABLE
ALUen => CHiIn[15].LATCH_ENABLE
ALUen => CHiIn[14].LATCH_ENABLE
ALUen => CHiIn[13].LATCH_ENABLE
ALUen => CHiIn[12].LATCH_ENABLE
ALUen => CHiIn[11].LATCH_ENABLE
ALUen => CHiIn[10].LATCH_ENABLE
ALUen => CHiIn[9].LATCH_ENABLE
ALUen => CHiIn[8].LATCH_ENABLE
ALUen => CHiIn[7].LATCH_ENABLE
ALUen => CHiIn[6].LATCH_ENABLE
ALUen => CHiIn[5].LATCH_ENABLE
ALUen => CHiIn[4].LATCH_ENABLE
ALUen => CHiIn[3].LATCH_ENABLE
ALUen => CHiIn[2].LATCH_ENABLE
ALUen => CHiIn[1].LATCH_ENABLE
ALUen => CHiIn[0].LATCH_ENABLE
ALUen => CLoIn[9].LATCH_ENABLE
ALUen => CLoIn[10].LATCH_ENABLE
ALUen => CLoIn[11].LATCH_ENABLE
ALUen => CLoIn[12].LATCH_ENABLE
ALUen => CLoIn[13].LATCH_ENABLE
ALUen => CLoIn[14].LATCH_ENABLE
ALUen => CLoIn[15].LATCH_ENABLE
ALUen => CLoIn[16].LATCH_ENABLE
ALUen => CLoIn[17].LATCH_ENABLE
ALUen => CLoIn[18].LATCH_ENABLE
ALUen => CLoIn[19].LATCH_ENABLE
ALUen => CLoIn[20].LATCH_ENABLE
ALUen => CLoIn[21].LATCH_ENABLE
ALUen => CLoIn[22].LATCH_ENABLE
ALUen => CLoIn[23].LATCH_ENABLE
ALUen => CLoIn[24].LATCH_ENABLE
ALUen => CLoIn[25].LATCH_ENABLE
ALUen => CLoIn[26].LATCH_ENABLE
ALUen => CLoIn[27].LATCH_ENABLE
ALUen => CLoIn[28].LATCH_ENABLE
ALUen => CLoIn[29].LATCH_ENABLE
ALUen => CLoIn[30].LATCH_ENABLE
ALUen => CLoIn[31].LATCH_ENABLE
R0out => R0out.IN1
R1out => R1out.IN1
R2out => R2out.IN1
R3out => R3out.IN1
R4out => R4out.IN1
R5out => R5out.IN1
R6out => R6out.IN1
R7out => R7out.IN1
R8out => R8out.IN1
R9out => R9out.IN1
R10out => R10out.IN1
R11out => R11out.IN1
R12out => R12out.IN1
R13out => R13out.IN1
R14out => R14out.IN1
R15out => R15out.IN1
HIout => HIout.IN1
LOout => LOout.IN1
ZHIout => ZHIout.IN1
ZLOout => ZLOout.IN1
PCout => PCout.IN1
MDRout => MDRout.IN1
InportOut => InportOut.IN1
Cout => Cout.IN1
r0ins => r0ins.IN1
r1ins => r1ins.IN1
r2ins => r2ins.IN1
r3ins => r3ins.IN1
r4ins => r4ins.IN1
r5ins => r5ins.IN1
r6ins => r6ins.IN1
r7ins => r7ins.IN1
r8ins => r8ins.IN1
r9ins => r9ins.IN1
r10ins => r10ins.IN1
r11ins => r11ins.IN1
r12ins => r12ins.IN1
r13ins => r13ins.IN1
r14ins => r14ins.IN1
r15ins => r15ins.IN1
HIins => HIins.IN1
LOins => LOins.IN1
ZHIins => ZHIins.IN1
ZLOins => ZLOins.IN1
PCins => PCins.IN1
MDRins => MDRins.IN1
Outports => Outports.IN1
IRins => IRins.IN1
MDRMDataIn[0] => MDRMDataIn[0].IN1
MDRMDataIn[1] => MDRMDataIn[1].IN1
MDRMDataIn[2] => MDRMDataIn[2].IN1
MDRMDataIn[3] => MDRMDataIn[3].IN1
MDRMDataIn[4] => MDRMDataIn[4].IN1
MDRMDataIn[5] => MDRMDataIn[5].IN1
MDRMDataIn[6] => MDRMDataIn[6].IN1
MDRMDataIn[7] => MDRMDataIn[7].IN1
MDRMDataIn[8] => MDRMDataIn[8].IN1
MDRMDataIn[9] => MDRMDataIn[9].IN1
MDRMDataIn[10] => MDRMDataIn[10].IN1
MDRMDataIn[11] => MDRMDataIn[11].IN1
MDRMDataIn[12] => MDRMDataIn[12].IN1
MDRMDataIn[13] => MDRMDataIn[13].IN1
MDRMDataIn[14] => MDRMDataIn[14].IN1
MDRMDataIn[15] => MDRMDataIn[15].IN1
MDRMDataIn[16] => MDRMDataIn[16].IN1
MDRMDataIn[17] => MDRMDataIn[17].IN1
MDRMDataIn[18] => MDRMDataIn[18].IN1
MDRMDataIn[19] => MDRMDataIn[19].IN1
MDRMDataIn[20] => MDRMDataIn[20].IN1
MDRMDataIn[21] => MDRMDataIn[21].IN1
MDRMDataIn[22] => MDRMDataIn[22].IN1
MDRMDataIn[23] => MDRMDataIn[23].IN1
MDRMDataIn[24] => MDRMDataIn[24].IN1
MDRMDataIn[25] => MDRMDataIn[25].IN1
MDRMDataIn[26] => MDRMDataIn[26].IN1
MDRMDataIn[27] => MDRMDataIn[27].IN1
MDRMDataIn[28] => MDRMDataIn[28].IN1
MDRMDataIn[29] => MDRMDataIn[29].IN1
MDRMDataIn[30] => MDRMDataIn[30].IN1
MDRMDataIn[31] => MDRMDataIn[31].IN1
OutportOut[0] <= <GND>
OutportOut[1] <= <GND>
OutportOut[2] <= <GND>
OutportOut[3] <= <GND>
OutportOut[4] <= <GND>
OutportOut[5] <= <GND>
OutportOut[6] <= <GND>
OutportOut[7] <= <GND>
OutportOut[8] <= <GND>
OutportOut[9] <= <GND>
OutportOut[10] <= <GND>
OutportOut[11] <= <GND>
OutportOut[12] <= <GND>
OutportOut[13] <= <GND>
OutportOut[14] <= <GND>
OutportOut[15] <= <GND>
OutportOut[16] <= <GND>
OutportOut[17] <= <GND>
OutportOut[18] <= <GND>
OutportOut[19] <= <GND>
OutportOut[20] <= <GND>
OutportOut[21] <= <GND>
OutportOut[22] <= <GND>
OutportOut[23] <= <GND>
OutportOut[24] <= <GND>
OutportOut[25] <= <GND>
OutportOut[26] <= <GND>
OutportOut[27] <= <GND>
OutportOut[28] <= <GND>
OutportOut[29] <= <GND>
OutportOut[30] <= <GND>
OutportOut[31] <= <GND>


|Bus|reg32bit:PC
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:RegHi
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:RegLo
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:IR
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:ZLO
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:ZHI
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|MDRunit:mdr
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
clr => clr.IN1
clk => clk.IN1
wren => wren.IN1
BusMuxOut[0] => MuxOut.DATAB
BusMuxOut[1] => MuxOut.DATAB
BusMuxOut[2] => MuxOut.DATAB
BusMuxOut[3] => MuxOut.DATAB
BusMuxOut[4] => MuxOut.DATAB
BusMuxOut[5] => MuxOut.DATAB
BusMuxOut[6] => MuxOut.DATAB
BusMuxOut[7] => MuxOut.DATAB
BusMuxOut[8] => MuxOut.DATAB
BusMuxOut[9] => MuxOut.DATAB
BusMuxOut[10] => MuxOut.DATAB
BusMuxOut[11] => MuxOut.DATAB
BusMuxOut[12] => MuxOut.DATAB
BusMuxOut[13] => MuxOut.DATAB
BusMuxOut[14] => MuxOut.DATAB
BusMuxOut[15] => MuxOut.DATAB
BusMuxOut[16] => MuxOut.DATAB
BusMuxOut[17] => MuxOut.DATAB
BusMuxOut[18] => MuxOut.DATAB
BusMuxOut[19] => MuxOut.DATAB
BusMuxOut[20] => MuxOut.DATAB
BusMuxOut[21] => MuxOut.DATAB
BusMuxOut[22] => MuxOut.DATAB
BusMuxOut[23] => MuxOut.DATAB
BusMuxOut[24] => MuxOut.DATAB
BusMuxOut[25] => MuxOut.DATAB
BusMuxOut[26] => MuxOut.DATAB
BusMuxOut[27] => MuxOut.DATAB
BusMuxOut[28] => MuxOut.DATAB
BusMuxOut[29] => MuxOut.DATAB
BusMuxOut[30] => MuxOut.DATAB
BusMuxOut[31] => MuxOut.DATAB
Mdatain[0] => MuxOut.DATAA
Mdatain[1] => MuxOut.DATAA
Mdatain[2] => MuxOut.DATAA
Mdatain[3] => MuxOut.DATAA
Mdatain[4] => MuxOut.DATAA
Mdatain[5] => MuxOut.DATAA
Mdatain[6] => MuxOut.DATAA
Mdatain[7] => MuxOut.DATAA
Mdatain[8] => MuxOut.DATAA
Mdatain[9] => MuxOut.DATAA
Mdatain[10] => MuxOut.DATAA
Mdatain[11] => MuxOut.DATAA
Mdatain[12] => MuxOut.DATAA
Mdatain[13] => MuxOut.DATAA
Mdatain[14] => MuxOut.DATAA
Mdatain[15] => MuxOut.DATAA
Mdatain[16] => MuxOut.DATAA
Mdatain[17] => MuxOut.DATAA
Mdatain[18] => MuxOut.DATAA
Mdatain[19] => MuxOut.DATAA
Mdatain[20] => MuxOut.DATAA
Mdatain[21] => MuxOut.DATAA
Mdatain[22] => MuxOut.DATAA
Mdatain[23] => MuxOut.DATAA
Mdatain[24] => MuxOut.DATAA
Mdatain[25] => MuxOut.DATAA
Mdatain[26] => MuxOut.DATAA
Mdatain[27] => MuxOut.DATAA
Mdatain[28] => MuxOut.DATAA
Mdatain[29] => MuxOut.DATAA
Mdatain[30] => MuxOut.DATAA
Mdatain[31] => MuxOut.DATAA
MDRout[0] <= reg32bit:MDR.port0
MDRout[1] <= reg32bit:MDR.port0
MDRout[2] <= reg32bit:MDR.port0
MDRout[3] <= reg32bit:MDR.port0
MDRout[4] <= reg32bit:MDR.port0
MDRout[5] <= reg32bit:MDR.port0
MDRout[6] <= reg32bit:MDR.port0
MDRout[7] <= reg32bit:MDR.port0
MDRout[8] <= reg32bit:MDR.port0
MDRout[9] <= reg32bit:MDR.port0
MDRout[10] <= reg32bit:MDR.port0
MDRout[11] <= reg32bit:MDR.port0
MDRout[12] <= reg32bit:MDR.port0
MDRout[13] <= reg32bit:MDR.port0
MDRout[14] <= reg32bit:MDR.port0
MDRout[15] <= reg32bit:MDR.port0
MDRout[16] <= reg32bit:MDR.port0
MDRout[17] <= reg32bit:MDR.port0
MDRout[18] <= reg32bit:MDR.port0
MDRout[19] <= reg32bit:MDR.port0
MDRout[20] <= reg32bit:MDR.port0
MDRout[21] <= reg32bit:MDR.port0
MDRout[22] <= reg32bit:MDR.port0
MDRout[23] <= reg32bit:MDR.port0
MDRout[24] <= reg32bit:MDR.port0
MDRout[25] <= reg32bit:MDR.port0
MDRout[26] <= reg32bit:MDR.port0
MDRout[27] <= reg32bit:MDR.port0
MDRout[28] <= reg32bit:MDR.port0
MDRout[29] <= reg32bit:MDR.port0
MDRout[30] <= reg32bit:MDR.port0
MDRout[31] <= reg32bit:MDR.port0


|Bus|MDRunit:mdr|reg32bit:MDR
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:InPort
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:OutPort
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:CLO
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|reg32bit:CHI
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALU:Logic
regA[0] => regA[0].IN13
regA[1] => regA[1].IN13
regA[2] => regA[2].IN13
regA[3] => regA[3].IN13
regA[4] => regA[4].IN13
regA[5] => regA[5].IN13
regA[6] => regA[6].IN13
regA[7] => regA[7].IN13
regA[8] => regA[8].IN13
regA[9] => regA[9].IN13
regA[10] => regA[10].IN13
regA[11] => regA[11].IN13
regA[12] => regA[12].IN13
regA[13] => regA[13].IN13
regA[14] => regA[14].IN13
regA[15] => regA[15].IN13
regA[16] => regA[16].IN13
regA[17] => regA[17].IN13
regA[18] => regA[18].IN13
regA[19] => regA[19].IN13
regA[20] => regA[20].IN13
regA[21] => regA[21].IN13
regA[22] => regA[22].IN13
regA[23] => regA[23].IN13
regA[24] => regA[24].IN13
regA[25] => regA[25].IN13
regA[26] => regA[26].IN13
regA[27] => regA[27].IN13
regA[28] => regA[28].IN13
regA[29] => regA[29].IN13
regA[30] => regA[30].IN13
regA[31] => regA[31].IN13
regB[0] => regB[0].IN6
regB[1] => regB[1].IN6
regB[2] => regB[2].IN6
regB[3] => regB[3].IN6
regB[4] => regB[4].IN6
regB[5] => regB[5].IN6
regB[6] => regB[6].IN6
regB[7] => regB[7].IN6
regB[8] => regB[8].IN6
regB[9] => regB[9].IN6
regB[10] => regB[10].IN6
regB[11] => regB[11].IN6
regB[12] => regB[12].IN6
regB[13] => regB[13].IN6
regB[14] => regB[14].IN6
regB[15] => regB[15].IN6
regB[16] => regB[16].IN6
regB[17] => regB[17].IN6
regB[18] => regB[18].IN6
regB[19] => regB[19].IN6
regB[20] => regB[20].IN6
regB[21] => regB[21].IN6
regB[22] => regB[22].IN6
regB[23] => regB[23].IN6
regB[24] => regB[24].IN6
regB[25] => regB[25].IN6
regB[26] => regB[26].IN6
regB[27] => regB[27].IN6
regB[28] => regB[28].IN6
regB[29] => regB[29].IN6
regB[30] => regB[30].IN6
regB[31] => regB[31].IN6
OPCode[0] => Equal0.IN0
OPCode[0] => Equal1.IN31
OPCode[0] => Equal2.IN1
OPCode[0] => Equal3.IN31
OPCode[0] => Equal4.IN1
OPCode[0] => Equal5.IN31
OPCode[0] => Equal6.IN2
OPCode[0] => Equal7.IN31
OPCode[0] => Equal8.IN1
OPCode[0] => Equal9.IN31
OPCode[0] => Equal10.IN2
OPCode[0] => Equal11.IN31
OPCode[0] => Equal12.IN2
OPCode[0] => Equal13.IN31
OPCode[1] => Equal0.IN31
OPCode[1] => Equal1.IN0
OPCode[1] => Equal2.IN0
OPCode[1] => Equal3.IN30
OPCode[1] => Equal4.IN31
OPCode[1] => Equal5.IN1
OPCode[1] => Equal6.IN1
OPCode[1] => Equal7.IN30
OPCode[1] => Equal8.IN31
OPCode[1] => Equal9.IN1
OPCode[1] => Equal10.IN1
OPCode[1] => Equal11.IN30
OPCode[1] => Equal12.IN31
OPCode[1] => Equal13.IN30
OPCode[2] => Equal0.IN30
OPCode[2] => Equal1.IN30
OPCode[2] => Equal2.IN31
OPCode[2] => Equal3.IN0
OPCode[2] => Equal4.IN0
OPCode[2] => Equal5.IN0
OPCode[2] => Equal6.IN0
OPCode[2] => Equal7.IN29
OPCode[2] => Equal8.IN30
OPCode[2] => Equal9.IN30
OPCode[2] => Equal10.IN31
OPCode[2] => Equal11.IN1
OPCode[2] => Equal12.IN1
OPCode[2] => Equal13.IN29
OPCode[3] => Equal0.IN29
OPCode[3] => Equal1.IN29
OPCode[3] => Equal2.IN30
OPCode[3] => Equal3.IN29
OPCode[3] => Equal4.IN30
OPCode[3] => Equal5.IN30
OPCode[3] => Equal6.IN31
OPCode[3] => Equal7.IN0
OPCode[3] => Equal8.IN0
OPCode[3] => Equal9.IN0
OPCode[3] => Equal10.IN0
OPCode[3] => Equal11.IN0
OPCode[3] => Equal12.IN0
OPCode[3] => Equal13.IN28
OPCode[4] => Equal0.IN28
OPCode[4] => Equal1.IN28
OPCode[4] => Equal2.IN29
OPCode[4] => Equal3.IN28
OPCode[4] => Equal4.IN29
OPCode[4] => Equal5.IN29
OPCode[4] => Equal6.IN30
OPCode[4] => Equal7.IN28
OPCode[4] => Equal8.IN29
OPCode[4] => Equal9.IN29
OPCode[4] => Equal10.IN30
OPCode[4] => Equal11.IN29
OPCode[4] => Equal12.IN30
OPCode[4] => Equal13.IN0
regZ[0] <= regLO[0].DB_MAX_OUTPUT_PORT_TYPE
regZ[1] <= regLO[1].DB_MAX_OUTPUT_PORT_TYPE
regZ[2] <= regLO[2].DB_MAX_OUTPUT_PORT_TYPE
regZ[3] <= regLO[3].DB_MAX_OUTPUT_PORT_TYPE
regZ[4] <= regLO[4].DB_MAX_OUTPUT_PORT_TYPE
regZ[5] <= regLO[5].DB_MAX_OUTPUT_PORT_TYPE
regZ[6] <= regLO[6].DB_MAX_OUTPUT_PORT_TYPE
regZ[7] <= regLO[7].DB_MAX_OUTPUT_PORT_TYPE
regZ[8] <= regLO[8].DB_MAX_OUTPUT_PORT_TYPE
regZ[9] <= regLO[9].DB_MAX_OUTPUT_PORT_TYPE
regZ[10] <= regLO[10].DB_MAX_OUTPUT_PORT_TYPE
regZ[11] <= regLO[11].DB_MAX_OUTPUT_PORT_TYPE
regZ[12] <= regLO[12].DB_MAX_OUTPUT_PORT_TYPE
regZ[13] <= regLO[13].DB_MAX_OUTPUT_PORT_TYPE
regZ[14] <= regLO[14].DB_MAX_OUTPUT_PORT_TYPE
regZ[15] <= regLO[15].DB_MAX_OUTPUT_PORT_TYPE
regZ[16] <= regLO[16].DB_MAX_OUTPUT_PORT_TYPE
regZ[17] <= regLO[17].DB_MAX_OUTPUT_PORT_TYPE
regZ[18] <= regLO[18].DB_MAX_OUTPUT_PORT_TYPE
regZ[19] <= regLO[19].DB_MAX_OUTPUT_PORT_TYPE
regZ[20] <= regLO[20].DB_MAX_OUTPUT_PORT_TYPE
regZ[21] <= regLO[21].DB_MAX_OUTPUT_PORT_TYPE
regZ[22] <= regLO[22].DB_MAX_OUTPUT_PORT_TYPE
regZ[23] <= regLO[23].DB_MAX_OUTPUT_PORT_TYPE
regZ[24] <= regLO[24].DB_MAX_OUTPUT_PORT_TYPE
regZ[25] <= regLO[25].DB_MAX_OUTPUT_PORT_TYPE
regZ[26] <= regLO[26].DB_MAX_OUTPUT_PORT_TYPE
regZ[27] <= regLO[27].DB_MAX_OUTPUT_PORT_TYPE
regZ[28] <= regLO[28].DB_MAX_OUTPUT_PORT_TYPE
regZ[29] <= regLO[29].DB_MAX_OUTPUT_PORT_TYPE
regZ[30] <= regLO[30].DB_MAX_OUTPUT_PORT_TYPE
regZ[31] <= regLO[31].DB_MAX_OUTPUT_PORT_TYPE
regZ[32] <= regHI[0].DB_MAX_OUTPUT_PORT_TYPE
regZ[33] <= regHI[1].DB_MAX_OUTPUT_PORT_TYPE
regZ[34] <= regHI[2].DB_MAX_OUTPUT_PORT_TYPE
regZ[35] <= regHI[3].DB_MAX_OUTPUT_PORT_TYPE
regZ[36] <= regHI[4].DB_MAX_OUTPUT_PORT_TYPE
regZ[37] <= regHI[5].DB_MAX_OUTPUT_PORT_TYPE
regZ[38] <= regHI[6].DB_MAX_OUTPUT_PORT_TYPE
regZ[39] <= regHI[7].DB_MAX_OUTPUT_PORT_TYPE
regZ[40] <= regHI[8].DB_MAX_OUTPUT_PORT_TYPE
regZ[41] <= regHI[9].DB_MAX_OUTPUT_PORT_TYPE
regZ[42] <= regHI[10].DB_MAX_OUTPUT_PORT_TYPE
regZ[43] <= regHI[11].DB_MAX_OUTPUT_PORT_TYPE
regZ[44] <= regHI[12].DB_MAX_OUTPUT_PORT_TYPE
regZ[45] <= regHI[13].DB_MAX_OUTPUT_PORT_TYPE
regZ[46] <= regHI[14].DB_MAX_OUTPUT_PORT_TYPE
regZ[47] <= regHI[15].DB_MAX_OUTPUT_PORT_TYPE
regZ[48] <= regHI[16].DB_MAX_OUTPUT_PORT_TYPE
regZ[49] <= regHI[17].DB_MAX_OUTPUT_PORT_TYPE
regZ[50] <= regHI[18].DB_MAX_OUTPUT_PORT_TYPE
regZ[51] <= regHI[19].DB_MAX_OUTPUT_PORT_TYPE
regZ[52] <= regHI[20].DB_MAX_OUTPUT_PORT_TYPE
regZ[53] <= regHI[21].DB_MAX_OUTPUT_PORT_TYPE
regZ[54] <= regHI[22].DB_MAX_OUTPUT_PORT_TYPE
regZ[55] <= regHI[23].DB_MAX_OUTPUT_PORT_TYPE
regZ[56] <= regHI[24].DB_MAX_OUTPUT_PORT_TYPE
regZ[57] <= regHI[25].DB_MAX_OUTPUT_PORT_TYPE
regZ[58] <= regHI[26].DB_MAX_OUTPUT_PORT_TYPE
regZ[59] <= regHI[27].DB_MAX_OUTPUT_PORT_TYPE
regZ[60] <= regHI[28].DB_MAX_OUTPUT_PORT_TYPE
regZ[61] <= regHI[29].DB_MAX_OUTPUT_PORT_TYPE
regZ[62] <= regHI[30].DB_MAX_OUTPUT_PORT_TYPE
regZ[63] <= regHI[31].DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL
clk => clk.IN32
clr => clr.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= <GND>
Q[1] <= dff_Q:b2v_inst35.Q
Q[2] <= dff_Q:b2v_inst38.Q
Q[3] <= dff_Q:b2v_inst39.Q
Q[4] <= dff_Q:b2v_inst40.Q
Q[5] <= dff_Q:b2v_inst41.Q
Q[6] <= dff_Q:b2v_inst42.Q
Q[7] <= dff_Q:b2v_inst43.Q
Q[8] <= dff_Q:b2v_inst44.Q
Q[9] <= dff_Q:b2v_inst45.Q
Q[10] <= dff_Q:b2v_inst48.Q
Q[11] <= dff_Q:b2v_inst49.Q
Q[12] <= dff_Q:b2v_inst50.Q
Q[13] <= dff_Q:b2v_inst51.Q
Q[14] <= dff_Q:b2v_inst52.Q
Q[15] <= dff_Q:b2v_inst53.Q
Q[16] <= dff_Q:b2v_inst54.Q
Q[17] <= dff_Q:b2v_inst55.Q
Q[18] <= dff_Q:b2v_inst56.Q
Q[19] <= dff_Q:b2v_inst57.Q
Q[20] <= dff_Q:b2v_inst58.Q
Q[21] <= dff_Q:b2v_inst59.Q
Q[22] <= dff_Q:b2v_inst60.Q
Q[23] <= dff_Q:b2v_inst61.Q
Q[24] <= dff_Q:b2v_inst63.Q
Q[25] <= dff_Q:b2v_inst64.Q
Q[26] <= dff_Q:b2v_inst65.Q
Q[27] <= dff_Q:b2v_inst66.Q
Q[28] <= dff_Q:b2v_inst67.Q
Q[29] <= dff_Q:b2v_inst68.Q
Q[30] <= dff_Q:b2v_inst69.Q
Q[31] <= dff_Q:b2v_inst70.Q


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL
clk => clk.IN32
clr => clr.IN32
select => select.IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN2
Q[0] <= dff_Q:b2v_inst38.Q
Q[1] <= dff_Q:b2v_inst39.Q
Q[2] <= dff_Q:b2v_inst40.Q
Q[3] <= dff_Q:b2v_inst41.Q
Q[4] <= dff_Q:b2v_inst42.Q
Q[5] <= dff_Q:b2v_inst43.Q
Q[6] <= dff_Q:b2v_inst44.Q
Q[7] <= dff_Q:b2v_inst45.Q
Q[8] <= dff_Q:b2v_inst48.Q
Q[9] <= dff_Q:b2v_inst49.Q
Q[10] <= dff_Q:b2v_inst50.Q
Q[11] <= dff_Q:b2v_inst51.Q
Q[12] <= dff_Q:b2v_inst52.Q
Q[13] <= dff_Q:b2v_inst53.Q
Q[14] <= dff_Q:b2v_inst54.Q
Q[15] <= dff_Q:b2v_inst55.Q
Q[16] <= dff_Q:b2v_inst56.Q
Q[17] <= dff_Q:b2v_inst57.Q
Q[18] <= dff_Q:b2v_inst58.Q
Q[19] <= dff_Q:b2v_inst59.Q
Q[20] <= dff_Q:b2v_inst60.Q
Q[21] <= dff_Q:b2v_inst61.Q
Q[22] <= dff_Q:b2v_inst63.Q
Q[23] <= dff_Q:b2v_inst64.Q
Q[24] <= dff_Q:b2v_inst65.Q
Q[25] <= dff_Q:b2v_inst66.Q
Q[26] <= dff_Q:b2v_inst67.Q
Q[27] <= dff_Q:b2v_inst68.Q
Q[28] <= dff_Q:b2v_inst69.Q
Q[29] <= dff_Q:b2v_inst70.Q
Q[30] <= dff_Q:b2v_inst71.Q
Q[31] <= mux2_1:b2v_inst1.y


|Bus|ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1
a => SYNTHESIZED_WIRE_2.IN0
b => SYNTHESIZED_WIRE_1.IN0
s => SYNTHESIZED_WIRE_1.IN1
s => SYNTHESIZED_WIRE_2.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA
clk => clk.IN32
clr => clr.IN32
select => select.IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN2
Q[0] <= dff_Q:b2v_inst38.Q
Q[1] <= dff_Q:b2v_inst39.Q
Q[2] <= dff_Q:b2v_inst40.Q
Q[3] <= dff_Q:b2v_inst41.Q
Q[4] <= dff_Q:b2v_inst42.Q
Q[5] <= dff_Q:b2v_inst43.Q
Q[6] <= dff_Q:b2v_inst44.Q
Q[7] <= dff_Q:b2v_inst45.Q
Q[8] <= dff_Q:b2v_inst48.Q
Q[9] <= dff_Q:b2v_inst49.Q
Q[10] <= dff_Q:b2v_inst50.Q
Q[11] <= dff_Q:b2v_inst51.Q
Q[12] <= dff_Q:b2v_inst52.Q
Q[13] <= dff_Q:b2v_inst53.Q
Q[14] <= dff_Q:b2v_inst54.Q
Q[15] <= dff_Q:b2v_inst55.Q
Q[16] <= dff_Q:b2v_inst56.Q
Q[17] <= dff_Q:b2v_inst57.Q
Q[18] <= dff_Q:b2v_inst58.Q
Q[19] <= dff_Q:b2v_inst59.Q
Q[20] <= dff_Q:b2v_inst60.Q
Q[21] <= dff_Q:b2v_inst61.Q
Q[22] <= dff_Q:b2v_inst63.Q
Q[23] <= dff_Q:b2v_inst64.Q
Q[24] <= dff_Q:b2v_inst65.Q
Q[25] <= dff_Q:b2v_inst66.Q
Q[26] <= dff_Q:b2v_inst67.Q
Q[27] <= dff_Q:b2v_inst68.Q
Q[28] <= dff_Q:b2v_inst69.Q
Q[29] <= dff_Q:b2v_inst70.Q
Q[30] <= dff_Q:b2v_inst71.Q
Q[31] <= mux2_1:b2v_inst1.y


|Bus|ALU:Logic|right_shift_combined:SHRA|mux2_1:b2v_inst1
a => SYNTHESIZED_WIRE_2.IN0
b => SYNTHESIZED_WIRE_1.IN0
s => SYNTHESIZED_WIRE_1.IN1
s => SYNTHESIZED_WIRE_2.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL
clk => clk.IN32
clr => clr.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= dff_Q:b2v_inst71.Q
Q[1] <= dff_Q:b2v_inst35.Q
Q[2] <= dff_Q:b2v_inst38.Q
Q[3] <= dff_Q:b2v_inst39.Q
Q[4] <= dff_Q:b2v_inst40.Q
Q[5] <= dff_Q:b2v_inst41.Q
Q[6] <= dff_Q:b2v_inst42.Q
Q[7] <= dff_Q:b2v_inst43.Q
Q[8] <= dff_Q:b2v_inst44.Q
Q[9] <= dff_Q:b2v_inst45.Q
Q[10] <= dff_Q:b2v_inst48.Q
Q[11] <= dff_Q:b2v_inst49.Q
Q[12] <= dff_Q:b2v_inst50.Q
Q[13] <= dff_Q:b2v_inst51.Q
Q[14] <= dff_Q:b2v_inst52.Q
Q[15] <= dff_Q:b2v_inst53.Q
Q[16] <= dff_Q:b2v_inst54.Q
Q[17] <= dff_Q:b2v_inst55.Q
Q[18] <= dff_Q:b2v_inst56.Q
Q[19] <= dff_Q:b2v_inst57.Q
Q[20] <= dff_Q:b2v_inst58.Q
Q[21] <= dff_Q:b2v_inst59.Q
Q[22] <= dff_Q:b2v_inst60.Q
Q[23] <= dff_Q:b2v_inst61.Q
Q[24] <= dff_Q:b2v_inst63.Q
Q[25] <= dff_Q:b2v_inst64.Q
Q[26] <= dff_Q:b2v_inst65.Q
Q[27] <= dff_Q:b2v_inst66.Q
Q[28] <= dff_Q:b2v_inst67.Q
Q[29] <= dff_Q:b2v_inst68.Q
Q[30] <= dff_Q:b2v_inst69.Q
Q[31] <= dff_Q:b2v_inst70.Q


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR
clk => clk.IN32
clr => clr.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= dff_Q:b2v_inst38.Q
Q[1] <= dff_Q:b2v_inst39.Q
Q[2] <= dff_Q:b2v_inst40.Q
Q[3] <= dff_Q:b2v_inst41.Q
Q[4] <= dff_Q:b2v_inst42.Q
Q[5] <= dff_Q:b2v_inst43.Q
Q[6] <= dff_Q:b2v_inst44.Q
Q[7] <= dff_Q:b2v_inst45.Q
Q[8] <= dff_Q:b2v_inst48.Q
Q[9] <= dff_Q:b2v_inst49.Q
Q[10] <= dff_Q:b2v_inst50.Q
Q[11] <= dff_Q:b2v_inst51.Q
Q[12] <= dff_Q:b2v_inst52.Q
Q[13] <= dff_Q:b2v_inst53.Q
Q[14] <= dff_Q:b2v_inst54.Q
Q[15] <= dff_Q:b2v_inst55.Q
Q[16] <= dff_Q:b2v_inst56.Q
Q[17] <= dff_Q:b2v_inst57.Q
Q[18] <= dff_Q:b2v_inst58.Q
Q[19] <= dff_Q:b2v_inst59.Q
Q[20] <= dff_Q:b2v_inst60.Q
Q[21] <= dff_Q:b2v_inst61.Q
Q[22] <= dff_Q:b2v_inst63.Q
Q[23] <= dff_Q:b2v_inst64.Q
Q[24] <= dff_Q:b2v_inst65.Q
Q[25] <= dff_Q:b2v_inst66.Q
Q[26] <= dff_Q:b2v_inst67.Q
Q[27] <= dff_Q:b2v_inst68.Q
Q[28] <= dff_Q:b2v_inst69.Q
Q[29] <= dff_Q:b2v_inst70.Q
Q[30] <= dff_Q:b2v_inst71.Q
Q[31] <= dff_Q:b2v_inst35.Q


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|logical_and:log_and
A[0] => C_ALTERA_SYNTHESIZED.IN0
A[1] => C_ALTERA_SYNTHESIZED.IN0
A[2] => C_ALTERA_SYNTHESIZED.IN0
A[3] => C_ALTERA_SYNTHESIZED.IN0
A[4] => C_ALTERA_SYNTHESIZED.IN0
A[5] => C_ALTERA_SYNTHESIZED.IN0
A[6] => C_ALTERA_SYNTHESIZED.IN0
A[7] => C_ALTERA_SYNTHESIZED.IN0
A[8] => C_ALTERA_SYNTHESIZED.IN0
A[9] => C_ALTERA_SYNTHESIZED.IN0
A[10] => C_ALTERA_SYNTHESIZED.IN0
A[11] => C_ALTERA_SYNTHESIZED.IN0
A[12] => C_ALTERA_SYNTHESIZED.IN0
A[13] => C_ALTERA_SYNTHESIZED.IN0
A[14] => C_ALTERA_SYNTHESIZED.IN0
A[15] => C_ALTERA_SYNTHESIZED.IN0
A[16] => C_ALTERA_SYNTHESIZED.IN0
A[17] => C_ALTERA_SYNTHESIZED.IN0
A[18] => C_ALTERA_SYNTHESIZED.IN0
A[19] => C_ALTERA_SYNTHESIZED.IN0
A[20] => C_ALTERA_SYNTHESIZED.IN0
A[21] => C_ALTERA_SYNTHESIZED.IN0
A[22] => C_ALTERA_SYNTHESIZED.IN0
A[23] => C_ALTERA_SYNTHESIZED.IN0
A[24] => C_ALTERA_SYNTHESIZED.IN0
A[25] => C_ALTERA_SYNTHESIZED.IN0
A[26] => C_ALTERA_SYNTHESIZED.IN0
A[27] => C_ALTERA_SYNTHESIZED.IN0
A[28] => C_ALTERA_SYNTHESIZED.IN0
A[29] => C_ALTERA_SYNTHESIZED.IN0
A[30] => C_ALTERA_SYNTHESIZED.IN0
A[31] => C_ALTERA_SYNTHESIZED.IN0
B[0] => C_ALTERA_SYNTHESIZED.IN1
B[1] => C_ALTERA_SYNTHESIZED.IN1
B[2] => C_ALTERA_SYNTHESIZED.IN1
B[3] => C_ALTERA_SYNTHESIZED.IN1
B[4] => C_ALTERA_SYNTHESIZED.IN1
B[5] => C_ALTERA_SYNTHESIZED.IN1
B[6] => C_ALTERA_SYNTHESIZED.IN1
B[7] => C_ALTERA_SYNTHESIZED.IN1
B[8] => C_ALTERA_SYNTHESIZED.IN1
B[9] => C_ALTERA_SYNTHESIZED.IN1
B[10] => C_ALTERA_SYNTHESIZED.IN1
B[11] => C_ALTERA_SYNTHESIZED.IN1
B[12] => C_ALTERA_SYNTHESIZED.IN1
B[13] => C_ALTERA_SYNTHESIZED.IN1
B[14] => C_ALTERA_SYNTHESIZED.IN1
B[15] => C_ALTERA_SYNTHESIZED.IN1
B[16] => C_ALTERA_SYNTHESIZED.IN1
B[17] => C_ALTERA_SYNTHESIZED.IN1
B[18] => C_ALTERA_SYNTHESIZED.IN1
B[19] => C_ALTERA_SYNTHESIZED.IN1
B[20] => C_ALTERA_SYNTHESIZED.IN1
B[21] => C_ALTERA_SYNTHESIZED.IN1
B[22] => C_ALTERA_SYNTHESIZED.IN1
B[23] => C_ALTERA_SYNTHESIZED.IN1
B[24] => C_ALTERA_SYNTHESIZED.IN1
B[25] => C_ALTERA_SYNTHESIZED.IN1
B[26] => C_ALTERA_SYNTHESIZED.IN1
B[27] => C_ALTERA_SYNTHESIZED.IN1
B[28] => C_ALTERA_SYNTHESIZED.IN1
B[29] => C_ALTERA_SYNTHESIZED.IN1
B[30] => C_ALTERA_SYNTHESIZED.IN1
B[31] => C_ALTERA_SYNTHESIZED.IN1
C[0] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|logical_or:log_or
A[0] => C_ALTERA_SYNTHESIZED.IN0
A[1] => C_ALTERA_SYNTHESIZED.IN0
A[2] => C_ALTERA_SYNTHESIZED.IN0
A[3] => C_ALTERA_SYNTHESIZED.IN0
A[4] => C_ALTERA_SYNTHESIZED.IN0
A[5] => C_ALTERA_SYNTHESIZED.IN0
A[6] => C_ALTERA_SYNTHESIZED.IN0
A[7] => C_ALTERA_SYNTHESIZED.IN0
A[8] => C_ALTERA_SYNTHESIZED.IN0
A[9] => C_ALTERA_SYNTHESIZED.IN0
A[10] => C_ALTERA_SYNTHESIZED.IN0
A[11] => C_ALTERA_SYNTHESIZED.IN0
A[12] => C_ALTERA_SYNTHESIZED.IN0
A[13] => C_ALTERA_SYNTHESIZED.IN0
A[14] => C_ALTERA_SYNTHESIZED.IN0
A[15] => C_ALTERA_SYNTHESIZED.IN0
A[16] => C_ALTERA_SYNTHESIZED.IN0
A[17] => C_ALTERA_SYNTHESIZED.IN0
A[18] => C_ALTERA_SYNTHESIZED.IN0
A[19] => C_ALTERA_SYNTHESIZED.IN0
A[20] => C_ALTERA_SYNTHESIZED.IN0
A[21] => C_ALTERA_SYNTHESIZED.IN0
A[22] => C_ALTERA_SYNTHESIZED.IN0
A[23] => C_ALTERA_SYNTHESIZED.IN0
A[24] => C_ALTERA_SYNTHESIZED.IN0
A[25] => C_ALTERA_SYNTHESIZED.IN0
A[26] => C_ALTERA_SYNTHESIZED.IN0
A[27] => C_ALTERA_SYNTHESIZED.IN0
A[28] => C_ALTERA_SYNTHESIZED.IN0
A[29] => C_ALTERA_SYNTHESIZED.IN0
A[30] => C_ALTERA_SYNTHESIZED.IN0
A[31] => C_ALTERA_SYNTHESIZED.IN0
B[0] => C_ALTERA_SYNTHESIZED.IN1
B[1] => C_ALTERA_SYNTHESIZED.IN1
B[2] => C_ALTERA_SYNTHESIZED.IN1
B[3] => C_ALTERA_SYNTHESIZED.IN1
B[4] => C_ALTERA_SYNTHESIZED.IN1
B[5] => C_ALTERA_SYNTHESIZED.IN1
B[6] => C_ALTERA_SYNTHESIZED.IN1
B[7] => C_ALTERA_SYNTHESIZED.IN1
B[8] => C_ALTERA_SYNTHESIZED.IN1
B[9] => C_ALTERA_SYNTHESIZED.IN1
B[10] => C_ALTERA_SYNTHESIZED.IN1
B[11] => C_ALTERA_SYNTHESIZED.IN1
B[12] => C_ALTERA_SYNTHESIZED.IN1
B[13] => C_ALTERA_SYNTHESIZED.IN1
B[14] => C_ALTERA_SYNTHESIZED.IN1
B[15] => C_ALTERA_SYNTHESIZED.IN1
B[16] => C_ALTERA_SYNTHESIZED.IN1
B[17] => C_ALTERA_SYNTHESIZED.IN1
B[18] => C_ALTERA_SYNTHESIZED.IN1
B[19] => C_ALTERA_SYNTHESIZED.IN1
B[20] => C_ALTERA_SYNTHESIZED.IN1
B[21] => C_ALTERA_SYNTHESIZED.IN1
B[22] => C_ALTERA_SYNTHESIZED.IN1
B[23] => C_ALTERA_SYNTHESIZED.IN1
B[24] => C_ALTERA_SYNTHESIZED.IN1
B[25] => C_ALTERA_SYNTHESIZED.IN1
B[26] => C_ALTERA_SYNTHESIZED.IN1
B[27] => C_ALTERA_SYNTHESIZED.IN1
B[28] => C_ALTERA_SYNTHESIZED.IN1
B[29] => C_ALTERA_SYNTHESIZED.IN1
B[30] => C_ALTERA_SYNTHESIZED.IN1
B[31] => C_ALTERA_SYNTHESIZED.IN1
C[0] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|NotOperation:operationNot
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|twoCompliment:neg
d[0] => Add0.IN64
d[1] => Add0.IN63
d[2] => Add0.IN62
d[3] => Add0.IN61
d[4] => Add0.IN60
d[5] => Add0.IN59
d[6] => Add0.IN58
d[7] => Add0.IN57
d[8] => Add0.IN56
d[9] => Add0.IN55
d[10] => Add0.IN54
d[11] => Add0.IN53
d[12] => Add0.IN52
d[13] => Add0.IN51
d[14] => Add0.IN50
d[15] => Add0.IN49
d[16] => Add0.IN48
d[17] => Add0.IN47
d[18] => Add0.IN46
d[19] => Add0.IN45
d[20] => Add0.IN44
d[21] => Add0.IN43
d[22] => Add0.IN42
d[23] => Add0.IN41
d[24] => Add0.IN40
d[25] => Add0.IN39
d[26] => Add0.IN38
d[27] => Add0.IN37
d[28] => Add0.IN36
d[29] => Add0.IN35
d[30] => Add0.IN34
d[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add
Select => Select.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => SYNTHESIZED_WIRE_19.IN0
y[1] => SYNTHESIZED_WIRE_20.IN0
y[2] => SYNTHESIZED_WIRE_21.IN0
y[3] => SYNTHESIZED_WIRE_22.IN0
y[4] => SYNTHESIZED_WIRE_23.IN0
y[5] => SYNTHESIZED_WIRE_24.IN0
y[6] => SYNTHESIZED_WIRE_25.IN0
y[7] => SYNTHESIZED_WIRE_26.IN0
y[8] => SYNTHESIZED_WIRE_2.IN0
y[9] => SYNTHESIZED_WIRE_3.IN0
y[10] => SYNTHESIZED_WIRE_4.IN0
y[11] => SYNTHESIZED_WIRE_5.IN0
y[12] => SYNTHESIZED_WIRE_6.IN0
y[13] => SYNTHESIZED_WIRE_7.IN0
y[14] => SYNTHESIZED_WIRE_8.IN0
y[15] => SYNTHESIZED_WIRE_9.IN0
y[16] => SYNTHESIZED_WIRE_11.IN0
y[17] => SYNTHESIZED_WIRE_12.IN0
y[18] => SYNTHESIZED_WIRE_13.IN0
y[19] => SYNTHESIZED_WIRE_14.IN0
y[20] => SYNTHESIZED_WIRE_15.IN0
y[21] => SYNTHESIZED_WIRE_16.IN0
y[22] => SYNTHESIZED_WIRE_17.IN0
y[23] => SYNTHESIZED_WIRE_18.IN0
y[24] => SYNTHESIZED_WIRE_28.IN0
y[25] => SYNTHESIZED_WIRE_29.IN0
y[26] => SYNTHESIZED_WIRE_30.IN0
y[27] => SYNTHESIZED_WIRE_31.IN0
y[28] => SYNTHESIZED_WIRE_32.IN0
y[29] => SYNTHESIZED_WIRE_33.IN0
y[30] => SYNTHESIZED_WIRE_34.IN0
y[31] => SYNTHESIZED_WIRE_35.IN0
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= CLA_8inputs_updated:b2v_inst4.S0
S[1] <= CLA_8inputs_updated:b2v_inst4.S1
S[2] <= CLA_8inputs_updated:b2v_inst4.S2
S[3] <= CLA_8inputs_updated:b2v_inst4.S3
S[4] <= CLA_8inputs_updated:b2v_inst4.S4
S[5] <= CLA_8inputs_updated:b2v_inst4.S5
S[6] <= CLA_8inputs_updated:b2v_inst4.S6
S[7] <= CLA_8inputs_updated:b2v_inst4.S7
S[8] <= CLA_8inputs_updated:b2v_inst38.S0
S[9] <= CLA_8inputs_updated:b2v_inst38.S1
S[10] <= CLA_8inputs_updated:b2v_inst38.S2
S[11] <= CLA_8inputs_updated:b2v_inst38.S3
S[12] <= CLA_8inputs_updated:b2v_inst38.S4
S[13] <= CLA_8inputs_updated:b2v_inst38.S5
S[14] <= CLA_8inputs_updated:b2v_inst38.S6
S[15] <= CLA_8inputs_updated:b2v_inst38.S7
S[16] <= CLA_8inputs_updated:b2v_inst39.S0
S[17] <= CLA_8inputs_updated:b2v_inst39.S1
S[18] <= CLA_8inputs_updated:b2v_inst39.S2
S[19] <= CLA_8inputs_updated:b2v_inst39.S3
S[20] <= CLA_8inputs_updated:b2v_inst39.S4
S[21] <= CLA_8inputs_updated:b2v_inst39.S5
S[22] <= CLA_8inputs_updated:b2v_inst39.S6
S[23] <= CLA_8inputs_updated:b2v_inst39.S7
S[24] <= CLA_8inputs_updated:b2v_inst40.S0
S[25] <= CLA_8inputs_updated:b2v_inst40.S1
S[26] <= CLA_8inputs_updated:b2v_inst40.S2
S[27] <= CLA_8inputs_updated:b2v_inst40.S3
S[28] <= CLA_8inputs_updated:b2v_inst40.S4
S[29] <= CLA_8inputs_updated:b2v_inst40.S5
S[30] <= CLA_8inputs_updated:b2v_inst40.S6
S[31] <= CLA_8inputs_updated:b2v_inst40.S7


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub
Select => Select.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => SYNTHESIZED_WIRE_19.IN0
y[1] => SYNTHESIZED_WIRE_20.IN0
y[2] => SYNTHESIZED_WIRE_21.IN0
y[3] => SYNTHESIZED_WIRE_22.IN0
y[4] => SYNTHESIZED_WIRE_23.IN0
y[5] => SYNTHESIZED_WIRE_24.IN0
y[6] => SYNTHESIZED_WIRE_25.IN0
y[7] => SYNTHESIZED_WIRE_26.IN0
y[8] => SYNTHESIZED_WIRE_2.IN0
y[9] => SYNTHESIZED_WIRE_3.IN0
y[10] => SYNTHESIZED_WIRE_4.IN0
y[11] => SYNTHESIZED_WIRE_5.IN0
y[12] => SYNTHESIZED_WIRE_6.IN0
y[13] => SYNTHESIZED_WIRE_7.IN0
y[14] => SYNTHESIZED_WIRE_8.IN0
y[15] => SYNTHESIZED_WIRE_9.IN0
y[16] => SYNTHESIZED_WIRE_11.IN0
y[17] => SYNTHESIZED_WIRE_12.IN0
y[18] => SYNTHESIZED_WIRE_13.IN0
y[19] => SYNTHESIZED_WIRE_14.IN0
y[20] => SYNTHESIZED_WIRE_15.IN0
y[21] => SYNTHESIZED_WIRE_16.IN0
y[22] => SYNTHESIZED_WIRE_17.IN0
y[23] => SYNTHESIZED_WIRE_18.IN0
y[24] => SYNTHESIZED_WIRE_28.IN0
y[25] => SYNTHESIZED_WIRE_29.IN0
y[26] => SYNTHESIZED_WIRE_30.IN0
y[27] => SYNTHESIZED_WIRE_31.IN0
y[28] => SYNTHESIZED_WIRE_32.IN0
y[29] => SYNTHESIZED_WIRE_33.IN0
y[30] => SYNTHESIZED_WIRE_34.IN0
y[31] => SYNTHESIZED_WIRE_35.IN0
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= CLA_8inputs_updated:b2v_inst4.S0
S[1] <= CLA_8inputs_updated:b2v_inst4.S1
S[2] <= CLA_8inputs_updated:b2v_inst4.S2
S[3] <= CLA_8inputs_updated:b2v_inst4.S3
S[4] <= CLA_8inputs_updated:b2v_inst4.S4
S[5] <= CLA_8inputs_updated:b2v_inst4.S5
S[6] <= CLA_8inputs_updated:b2v_inst4.S6
S[7] <= CLA_8inputs_updated:b2v_inst4.S7
S[8] <= CLA_8inputs_updated:b2v_inst38.S0
S[9] <= CLA_8inputs_updated:b2v_inst38.S1
S[10] <= CLA_8inputs_updated:b2v_inst38.S2
S[11] <= CLA_8inputs_updated:b2v_inst38.S3
S[12] <= CLA_8inputs_updated:b2v_inst38.S4
S[13] <= CLA_8inputs_updated:b2v_inst38.S5
S[14] <= CLA_8inputs_updated:b2v_inst38.S6
S[15] <= CLA_8inputs_updated:b2v_inst38.S7
S[16] <= CLA_8inputs_updated:b2v_inst39.S0
S[17] <= CLA_8inputs_updated:b2v_inst39.S1
S[18] <= CLA_8inputs_updated:b2v_inst39.S2
S[19] <= CLA_8inputs_updated:b2v_inst39.S3
S[20] <= CLA_8inputs_updated:b2v_inst39.S4
S[21] <= CLA_8inputs_updated:b2v_inst39.S5
S[22] <= CLA_8inputs_updated:b2v_inst39.S6
S[23] <= CLA_8inputs_updated:b2v_inst39.S7
S[24] <= CLA_8inputs_updated:b2v_inst40.S0
S[25] <= CLA_8inputs_updated:b2v_inst40.S1
S[26] <= CLA_8inputs_updated:b2v_inst40.S2
S[27] <= CLA_8inputs_updated:b2v_inst40.S3
S[28] <= CLA_8inputs_updated:b2v_inst40.S4
S[29] <= CLA_8inputs_updated:b2v_inst40.S5
S[30] <= CLA_8inputs_updated:b2v_inst40.S6
S[31] <= CLA_8inputs_updated:b2v_inst40.S7


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|boothMultiplier:mul
multiplier[0] => always0.IN0
multiplier[0] => always0.IN0
multiplier[0] => always0.IN0
multiplier[0] => always0.IN0
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[2] => always0.IN0
multiplier[2] => always0.IN0
multiplier[2] => always0.IN0
multiplier[2] => always0.IN0
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[4] => always0.IN0
multiplier[4] => always0.IN0
multiplier[4] => always0.IN0
multiplier[4] => always0.IN0
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[6] => always0.IN0
multiplier[6] => always0.IN0
multiplier[6] => always0.IN0
multiplier[6] => always0.IN0
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[8] => always0.IN0
multiplier[8] => always0.IN0
multiplier[8] => always0.IN0
multiplier[8] => always0.IN0
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[10] => always0.IN0
multiplier[10] => always0.IN0
multiplier[10] => always0.IN0
multiplier[10] => always0.IN0
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[12] => always0.IN0
multiplier[12] => always0.IN0
multiplier[12] => always0.IN0
multiplier[12] => always0.IN0
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[14] => always0.IN0
multiplier[14] => always0.IN0
multiplier[14] => always0.IN0
multiplier[14] => always0.IN0
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[16] => always0.IN0
multiplier[16] => always0.IN0
multiplier[16] => always0.IN0
multiplier[16] => always0.IN0
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[18] => always0.IN0
multiplier[18] => always0.IN0
multiplier[18] => always0.IN0
multiplier[18] => always0.IN0
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[20] => always0.IN0
multiplier[20] => always0.IN0
multiplier[20] => always0.IN0
multiplier[20] => always0.IN0
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[22] => always0.IN0
multiplier[22] => always0.IN0
multiplier[22] => always0.IN0
multiplier[22] => always0.IN0
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[24] => always0.IN0
multiplier[24] => always0.IN0
multiplier[24] => always0.IN0
multiplier[24] => always0.IN0
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[26] => always0.IN0
multiplier[26] => always0.IN0
multiplier[26] => always0.IN0
multiplier[26] => always0.IN0
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[28] => always0.IN0
multiplier[28] => always0.IN0
multiplier[28] => always0.IN0
multiplier[28] => always0.IN0
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[30] => always0.IN0
multiplier[30] => always0.IN0
multiplier[30] => always0.IN0
multiplier[30] => always0.IN0
multiplier[31] => always0.IN1
multiplier[31] => always0.IN1
multiplier[31] => always0.IN1
multiplier[31] => always0.IN1
multiplicand[0] => multiplicand[0].IN1
multiplicand[1] => multiplicand[1].IN1
multiplicand[2] => multiplicand[2].IN1
multiplicand[3] => multiplicand[3].IN1
multiplicand[4] => multiplicand[4].IN1
multiplicand[5] => multiplicand[5].IN1
multiplicand[6] => multiplicand[6].IN1
multiplicand[7] => multiplicand[7].IN1
multiplicand[8] => multiplicand[8].IN1
multiplicand[9] => multiplicand[9].IN1
multiplicand[10] => multiplicand[10].IN1
multiplicand[11] => multiplicand[11].IN1
multiplicand[12] => multiplicand[12].IN1
multiplicand[13] => multiplicand[13].IN1
multiplicand[14] => multiplicand[14].IN1
multiplicand[15] => multiplicand[15].IN1
multiplicand[16] => multiplicand[16].IN1
multiplicand[17] => multiplicand[17].IN1
multiplicand[18] => multiplicand[18].IN1
multiplicand[19] => multiplicand[19].IN1
multiplicand[20] => multiplicand[20].IN1
multiplicand[21] => multiplicand[21].IN1
multiplicand[22] => multiplicand[22].IN1
multiplicand[23] => multiplicand[23].IN1
multiplicand[24] => multiplicand[24].IN1
multiplicand[25] => multiplicand[25].IN1
multiplicand[26] => multiplicand[26].IN1
multiplicand[27] => multiplicand[27].IN1
multiplicand[28] => multiplicand[28].IN1
multiplicand[29] => multiplicand[29].IN1
multiplicand[30] => multiplicand[30].IN1
multiplicand[31] => multiplicand[31].IN1
ansHI[0] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[1] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[2] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[3] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[4] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[5] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[6] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[7] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[8] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[9] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[10] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[11] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[12] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[13] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[14] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[15] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[16] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[17] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[18] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[19] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[20] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[21] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[22] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[23] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[24] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[25] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[26] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[27] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[28] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[29] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[30] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[31] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[0] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[1] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[2] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[3] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[4] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[5] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[6] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[7] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[8] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[9] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[10] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[11] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[12] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[13] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[14] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[15] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[16] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[17] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[18] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[19] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[20] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[21] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[22] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[23] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[24] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[25] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[26] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[27] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[28] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[29] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[30] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[31] <= ans.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|boothMultiplier:mul|twoCompliment:two
d[0] => Add0.IN64
d[1] => Add0.IN63
d[2] => Add0.IN62
d[3] => Add0.IN61
d[4] => Add0.IN60
d[5] => Add0.IN59
d[6] => Add0.IN58
d[7] => Add0.IN57
d[8] => Add0.IN56
d[9] => Add0.IN55
d[10] => Add0.IN54
d[11] => Add0.IN53
d[12] => Add0.IN52
d[13] => Add0.IN51
d[14] => Add0.IN50
d[15] => Add0.IN49
d[16] => Add0.IN48
d[17] => Add0.IN47
d[18] => Add0.IN46
d[19] => Add0.IN45
d[20] => Add0.IN44
d[21] => Add0.IN43
d[22] => Add0.IN42
d[23] => Add0.IN41
d[24] => Add0.IN40
d[25] => Add0.IN39
d[26] => Add0.IN38
d[27] => Add0.IN37
d[28] => Add0.IN36
d[29] => Add0.IN35
d[30] => Add0.IN34
d[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|nonRestoringDivisionPosiNeg:div
dividend[0] => WideNor0.IN0
dividend[0] => Q.DATAA
dividend[0] => Q.DATAA
dividend[1] => WideNor0.IN1
dividend[1] => Q.DATAA
dividend[1] => Q.DATAA
dividend[2] => WideNor0.IN2
dividend[2] => Q.DATAA
dividend[2] => Q.DATAA
dividend[3] => WideNor0.IN3
dividend[3] => Q.DATAA
dividend[3] => Q.DATAA
dividend[4] => WideNor0.IN4
dividend[4] => Q.DATAA
dividend[4] => Q.DATAA
dividend[5] => WideNor0.IN5
dividend[5] => Q.DATAA
dividend[5] => Q.DATAA
dividend[6] => WideNor0.IN6
dividend[6] => Q.DATAA
dividend[6] => Q.DATAA
dividend[7] => WideNor0.IN7
dividend[7] => Q.DATAA
dividend[7] => Q.DATAA
dividend[8] => WideNor0.IN8
dividend[8] => Q.DATAA
dividend[8] => Q.DATAA
dividend[9] => WideNor0.IN9
dividend[9] => Q.DATAA
dividend[9] => Q.DATAA
dividend[10] => WideNor0.IN10
dividend[10] => Q.DATAA
dividend[10] => Q.DATAA
dividend[11] => WideNor0.IN11
dividend[11] => Q.DATAA
dividend[11] => Q.DATAA
dividend[12] => WideNor0.IN12
dividend[12] => Q.DATAA
dividend[12] => Q.DATAA
dividend[13] => WideNor0.IN13
dividend[13] => Q.DATAA
dividend[13] => Q.DATAA
dividend[14] => WideNor0.IN14
dividend[14] => Q.DATAA
dividend[14] => Q.DATAA
dividend[15] => WideNor0.IN15
dividend[15] => Q.DATAA
dividend[15] => Q.DATAA
dividend[16] => WideNor0.IN16
dividend[16] => Q.DATAA
dividend[16] => Q.DATAA
dividend[17] => WideNor0.IN17
dividend[17] => Q.DATAA
dividend[17] => Q.DATAA
dividend[18] => WideNor0.IN18
dividend[18] => Q.DATAA
dividend[18] => Q.DATAA
dividend[19] => WideNor0.IN19
dividend[19] => Q.DATAA
dividend[19] => Q.DATAA
dividend[20] => WideNor0.IN20
dividend[20] => Q.DATAA
dividend[20] => Q.DATAA
dividend[21] => WideNor0.IN21
dividend[21] => Q.DATAA
dividend[21] => Q.DATAA
dividend[22] => WideNor0.IN22
dividend[22] => Q.DATAA
dividend[22] => Q.DATAA
dividend[23] => WideNor0.IN23
dividend[23] => Q.DATAA
dividend[23] => Q.DATAA
dividend[24] => WideNor0.IN24
dividend[24] => Q.DATAA
dividend[24] => Q.DATAA
dividend[25] => WideNor0.IN25
dividend[25] => Q.DATAA
dividend[25] => Q.DATAA
dividend[26] => WideNor0.IN26
dividend[26] => Q.DATAA
dividend[26] => Q.DATAA
dividend[27] => WideNor0.IN27
dividend[27] => Q.DATAA
dividend[27] => Q.DATAA
dividend[28] => WideNor0.IN28
dividend[28] => Q.DATAA
dividend[28] => Q.DATAA
dividend[29] => WideNor0.IN29
dividend[29] => Q.DATAA
dividend[29] => Q.DATAA
dividend[30] => WideNor0.IN30
dividend[30] => Q.DATAA
dividend[30] => Q.DATAA
dividend[31] => WideNor0.IN31
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => always0.IN0
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => always0.IN0
divisor[0] => divisor[0].IN1
divisor[1] => divisor[1].IN1
divisor[2] => divisor[2].IN1
divisor[3] => divisor[3].IN1
divisor[4] => divisor[4].IN1
divisor[5] => divisor[5].IN1
divisor[6] => divisor[6].IN1
divisor[7] => divisor[7].IN1
divisor[8] => divisor[8].IN1
divisor[9] => divisor[9].IN1
divisor[10] => divisor[10].IN1
divisor[11] => divisor[11].IN1
divisor[12] => divisor[12].IN1
divisor[13] => divisor[13].IN1
divisor[14] => divisor[14].IN1
divisor[15] => divisor[15].IN1
divisor[16] => divisor[16].IN1
divisor[17] => divisor[17].IN1
divisor[18] => divisor[18].IN1
divisor[19] => divisor[19].IN1
divisor[20] => divisor[20].IN1
divisor[21] => divisor[21].IN1
divisor[22] => divisor[22].IN1
divisor[23] => divisor[23].IN1
divisor[24] => divisor[24].IN1
divisor[25] => divisor[25].IN1
divisor[26] => divisor[26].IN1
divisor[27] => divisor[27].IN1
divisor[28] => divisor[28].IN1
divisor[29] => divisor[29].IN1
divisor[30] => divisor[30].IN1
divisor[31] => divisor[31].IN1
quotient[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= Q.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= A.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALU:Logic|nonRestoringDivisionPosiNeg:div|twoCompliment:two
d[0] => Add0.IN64
d[1] => Add0.IN63
d[2] => Add0.IN62
d[3] => Add0.IN61
d[4] => Add0.IN60
d[5] => Add0.IN59
d[6] => Add0.IN58
d[7] => Add0.IN57
d[8] => Add0.IN56
d[9] => Add0.IN55
d[10] => Add0.IN54
d[11] => Add0.IN53
d[12] => Add0.IN52
d[13] => Add0.IN51
d[14] => Add0.IN50
d[15] => Add0.IN49
d[16] => Add0.IN48
d[17] => Add0.IN47
d[18] => Add0.IN46
d[19] => Add0.IN45
d[20] => Add0.IN44
d[21] => Add0.IN43
d[22] => Add0.IN42
d[23] => Add0.IN41
d[24] => Add0.IN40
d[25] => Add0.IN39
d[26] => Add0.IN38
d[27] => Add0.IN37
d[28] => Add0.IN36
d[29] => Add0.IN35
d[30] => Add0.IN34
d[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Bus|ALURegisters:LogicReg
clr => clr.IN16
clk => clk.IN16
wren => wren.IN16
r0outf[0] <= reg32bit:gr0.port0
r0outf[1] <= reg32bit:gr0.port0
r0outf[2] <= reg32bit:gr0.port0
r0outf[3] <= reg32bit:gr0.port0
r0outf[4] <= reg32bit:gr0.port0
r0outf[5] <= reg32bit:gr0.port0
r0outf[6] <= reg32bit:gr0.port0
r0outf[7] <= reg32bit:gr0.port0
r0outf[8] <= reg32bit:gr0.port0
r0outf[9] <= reg32bit:gr0.port0
r0outf[10] <= reg32bit:gr0.port0
r0outf[11] <= reg32bit:gr0.port0
r0outf[12] <= reg32bit:gr0.port0
r0outf[13] <= reg32bit:gr0.port0
r0outf[14] <= reg32bit:gr0.port0
r0outf[15] <= reg32bit:gr0.port0
r0outf[16] <= reg32bit:gr0.port0
r0outf[17] <= reg32bit:gr0.port0
r0outf[18] <= reg32bit:gr0.port0
r0outf[19] <= reg32bit:gr0.port0
r0outf[20] <= reg32bit:gr0.port0
r0outf[21] <= reg32bit:gr0.port0
r0outf[22] <= reg32bit:gr0.port0
r0outf[23] <= reg32bit:gr0.port0
r0outf[24] <= reg32bit:gr0.port0
r0outf[25] <= reg32bit:gr0.port0
r0outf[26] <= reg32bit:gr0.port0
r0outf[27] <= reg32bit:gr0.port0
r0outf[28] <= reg32bit:gr0.port0
r0outf[29] <= reg32bit:gr0.port0
r0outf[30] <= reg32bit:gr0.port0
r0outf[31] <= reg32bit:gr0.port0
r1outf[0] <= reg32bit:gr1.port0
r1outf[1] <= reg32bit:gr1.port0
r1outf[2] <= reg32bit:gr1.port0
r1outf[3] <= reg32bit:gr1.port0
r1outf[4] <= reg32bit:gr1.port0
r1outf[5] <= reg32bit:gr1.port0
r1outf[6] <= reg32bit:gr1.port0
r1outf[7] <= reg32bit:gr1.port0
r1outf[8] <= reg32bit:gr1.port0
r1outf[9] <= reg32bit:gr1.port0
r1outf[10] <= reg32bit:gr1.port0
r1outf[11] <= reg32bit:gr1.port0
r1outf[12] <= reg32bit:gr1.port0
r1outf[13] <= reg32bit:gr1.port0
r1outf[14] <= reg32bit:gr1.port0
r1outf[15] <= reg32bit:gr1.port0
r1outf[16] <= reg32bit:gr1.port0
r1outf[17] <= reg32bit:gr1.port0
r1outf[18] <= reg32bit:gr1.port0
r1outf[19] <= reg32bit:gr1.port0
r1outf[20] <= reg32bit:gr1.port0
r1outf[21] <= reg32bit:gr1.port0
r1outf[22] <= reg32bit:gr1.port0
r1outf[23] <= reg32bit:gr1.port0
r1outf[24] <= reg32bit:gr1.port0
r1outf[25] <= reg32bit:gr1.port0
r1outf[26] <= reg32bit:gr1.port0
r1outf[27] <= reg32bit:gr1.port0
r1outf[28] <= reg32bit:gr1.port0
r1outf[29] <= reg32bit:gr1.port0
r1outf[30] <= reg32bit:gr1.port0
r1outf[31] <= reg32bit:gr1.port0
r2outf[0] <= reg32bit:gr2.port0
r2outf[1] <= reg32bit:gr2.port0
r2outf[2] <= reg32bit:gr2.port0
r2outf[3] <= reg32bit:gr2.port0
r2outf[4] <= reg32bit:gr2.port0
r2outf[5] <= reg32bit:gr2.port0
r2outf[6] <= reg32bit:gr2.port0
r2outf[7] <= reg32bit:gr2.port0
r2outf[8] <= reg32bit:gr2.port0
r2outf[9] <= reg32bit:gr2.port0
r2outf[10] <= reg32bit:gr2.port0
r2outf[11] <= reg32bit:gr2.port0
r2outf[12] <= reg32bit:gr2.port0
r2outf[13] <= reg32bit:gr2.port0
r2outf[14] <= reg32bit:gr2.port0
r2outf[15] <= reg32bit:gr2.port0
r2outf[16] <= reg32bit:gr2.port0
r2outf[17] <= reg32bit:gr2.port0
r2outf[18] <= reg32bit:gr2.port0
r2outf[19] <= reg32bit:gr2.port0
r2outf[20] <= reg32bit:gr2.port0
r2outf[21] <= reg32bit:gr2.port0
r2outf[22] <= reg32bit:gr2.port0
r2outf[23] <= reg32bit:gr2.port0
r2outf[24] <= reg32bit:gr2.port0
r2outf[25] <= reg32bit:gr2.port0
r2outf[26] <= reg32bit:gr2.port0
r2outf[27] <= reg32bit:gr2.port0
r2outf[28] <= reg32bit:gr2.port0
r2outf[29] <= reg32bit:gr2.port0
r2outf[30] <= reg32bit:gr2.port0
r2outf[31] <= reg32bit:gr2.port0
r3outf[0] <= reg32bit:gr3.port0
r3outf[1] <= reg32bit:gr3.port0
r3outf[2] <= reg32bit:gr3.port0
r3outf[3] <= reg32bit:gr3.port0
r3outf[4] <= reg32bit:gr3.port0
r3outf[5] <= reg32bit:gr3.port0
r3outf[6] <= reg32bit:gr3.port0
r3outf[7] <= reg32bit:gr3.port0
r3outf[8] <= reg32bit:gr3.port0
r3outf[9] <= reg32bit:gr3.port0
r3outf[10] <= reg32bit:gr3.port0
r3outf[11] <= reg32bit:gr3.port0
r3outf[12] <= reg32bit:gr3.port0
r3outf[13] <= reg32bit:gr3.port0
r3outf[14] <= reg32bit:gr3.port0
r3outf[15] <= reg32bit:gr3.port0
r3outf[16] <= reg32bit:gr3.port0
r3outf[17] <= reg32bit:gr3.port0
r3outf[18] <= reg32bit:gr3.port0
r3outf[19] <= reg32bit:gr3.port0
r3outf[20] <= reg32bit:gr3.port0
r3outf[21] <= reg32bit:gr3.port0
r3outf[22] <= reg32bit:gr3.port0
r3outf[23] <= reg32bit:gr3.port0
r3outf[24] <= reg32bit:gr3.port0
r3outf[25] <= reg32bit:gr3.port0
r3outf[26] <= reg32bit:gr3.port0
r3outf[27] <= reg32bit:gr3.port0
r3outf[28] <= reg32bit:gr3.port0
r3outf[29] <= reg32bit:gr3.port0
r3outf[30] <= reg32bit:gr3.port0
r3outf[31] <= reg32bit:gr3.port0
r4outf[0] <= reg32bit:gr4.port0
r4outf[1] <= reg32bit:gr4.port0
r4outf[2] <= reg32bit:gr4.port0
r4outf[3] <= reg32bit:gr4.port0
r4outf[4] <= reg32bit:gr4.port0
r4outf[5] <= reg32bit:gr4.port0
r4outf[6] <= reg32bit:gr4.port0
r4outf[7] <= reg32bit:gr4.port0
r4outf[8] <= reg32bit:gr4.port0
r4outf[9] <= reg32bit:gr4.port0
r4outf[10] <= reg32bit:gr4.port0
r4outf[11] <= reg32bit:gr4.port0
r4outf[12] <= reg32bit:gr4.port0
r4outf[13] <= reg32bit:gr4.port0
r4outf[14] <= reg32bit:gr4.port0
r4outf[15] <= reg32bit:gr4.port0
r4outf[16] <= reg32bit:gr4.port0
r4outf[17] <= reg32bit:gr4.port0
r4outf[18] <= reg32bit:gr4.port0
r4outf[19] <= reg32bit:gr4.port0
r4outf[20] <= reg32bit:gr4.port0
r4outf[21] <= reg32bit:gr4.port0
r4outf[22] <= reg32bit:gr4.port0
r4outf[23] <= reg32bit:gr4.port0
r4outf[24] <= reg32bit:gr4.port0
r4outf[25] <= reg32bit:gr4.port0
r4outf[26] <= reg32bit:gr4.port0
r4outf[27] <= reg32bit:gr4.port0
r4outf[28] <= reg32bit:gr4.port0
r4outf[29] <= reg32bit:gr4.port0
r4outf[30] <= reg32bit:gr4.port0
r4outf[31] <= reg32bit:gr4.port0
r5outf[0] <= reg32bit:gr5.port0
r5outf[1] <= reg32bit:gr5.port0
r5outf[2] <= reg32bit:gr5.port0
r5outf[3] <= reg32bit:gr5.port0
r5outf[4] <= reg32bit:gr5.port0
r5outf[5] <= reg32bit:gr5.port0
r5outf[6] <= reg32bit:gr5.port0
r5outf[7] <= reg32bit:gr5.port0
r5outf[8] <= reg32bit:gr5.port0
r5outf[9] <= reg32bit:gr5.port0
r5outf[10] <= reg32bit:gr5.port0
r5outf[11] <= reg32bit:gr5.port0
r5outf[12] <= reg32bit:gr5.port0
r5outf[13] <= reg32bit:gr5.port0
r5outf[14] <= reg32bit:gr5.port0
r5outf[15] <= reg32bit:gr5.port0
r5outf[16] <= reg32bit:gr5.port0
r5outf[17] <= reg32bit:gr5.port0
r5outf[18] <= reg32bit:gr5.port0
r5outf[19] <= reg32bit:gr5.port0
r5outf[20] <= reg32bit:gr5.port0
r5outf[21] <= reg32bit:gr5.port0
r5outf[22] <= reg32bit:gr5.port0
r5outf[23] <= reg32bit:gr5.port0
r5outf[24] <= reg32bit:gr5.port0
r5outf[25] <= reg32bit:gr5.port0
r5outf[26] <= reg32bit:gr5.port0
r5outf[27] <= reg32bit:gr5.port0
r5outf[28] <= reg32bit:gr5.port0
r5outf[29] <= reg32bit:gr5.port0
r5outf[30] <= reg32bit:gr5.port0
r5outf[31] <= reg32bit:gr5.port0
r6outf[0] <= reg32bit:gr6.port0
r6outf[1] <= reg32bit:gr6.port0
r6outf[2] <= reg32bit:gr6.port0
r6outf[3] <= reg32bit:gr6.port0
r6outf[4] <= reg32bit:gr6.port0
r6outf[5] <= reg32bit:gr6.port0
r6outf[6] <= reg32bit:gr6.port0
r6outf[7] <= reg32bit:gr6.port0
r6outf[8] <= reg32bit:gr6.port0
r6outf[9] <= reg32bit:gr6.port0
r6outf[10] <= reg32bit:gr6.port0
r6outf[11] <= reg32bit:gr6.port0
r6outf[12] <= reg32bit:gr6.port0
r6outf[13] <= reg32bit:gr6.port0
r6outf[14] <= reg32bit:gr6.port0
r6outf[15] <= reg32bit:gr6.port0
r6outf[16] <= reg32bit:gr6.port0
r6outf[17] <= reg32bit:gr6.port0
r6outf[18] <= reg32bit:gr6.port0
r6outf[19] <= reg32bit:gr6.port0
r6outf[20] <= reg32bit:gr6.port0
r6outf[21] <= reg32bit:gr6.port0
r6outf[22] <= reg32bit:gr6.port0
r6outf[23] <= reg32bit:gr6.port0
r6outf[24] <= reg32bit:gr6.port0
r6outf[25] <= reg32bit:gr6.port0
r6outf[26] <= reg32bit:gr6.port0
r6outf[27] <= reg32bit:gr6.port0
r6outf[28] <= reg32bit:gr6.port0
r6outf[29] <= reg32bit:gr6.port0
r6outf[30] <= reg32bit:gr6.port0
r6outf[31] <= reg32bit:gr6.port0
r7outf[0] <= reg32bit:gr7.port0
r7outf[1] <= reg32bit:gr7.port0
r7outf[2] <= reg32bit:gr7.port0
r7outf[3] <= reg32bit:gr7.port0
r7outf[4] <= reg32bit:gr7.port0
r7outf[5] <= reg32bit:gr7.port0
r7outf[6] <= reg32bit:gr7.port0
r7outf[7] <= reg32bit:gr7.port0
r7outf[8] <= reg32bit:gr7.port0
r7outf[9] <= reg32bit:gr7.port0
r7outf[10] <= reg32bit:gr7.port0
r7outf[11] <= reg32bit:gr7.port0
r7outf[12] <= reg32bit:gr7.port0
r7outf[13] <= reg32bit:gr7.port0
r7outf[14] <= reg32bit:gr7.port0
r7outf[15] <= reg32bit:gr7.port0
r7outf[16] <= reg32bit:gr7.port0
r7outf[17] <= reg32bit:gr7.port0
r7outf[18] <= reg32bit:gr7.port0
r7outf[19] <= reg32bit:gr7.port0
r7outf[20] <= reg32bit:gr7.port0
r7outf[21] <= reg32bit:gr7.port0
r7outf[22] <= reg32bit:gr7.port0
r7outf[23] <= reg32bit:gr7.port0
r7outf[24] <= reg32bit:gr7.port0
r7outf[25] <= reg32bit:gr7.port0
r7outf[26] <= reg32bit:gr7.port0
r7outf[27] <= reg32bit:gr7.port0
r7outf[28] <= reg32bit:gr7.port0
r7outf[29] <= reg32bit:gr7.port0
r7outf[30] <= reg32bit:gr7.port0
r7outf[31] <= reg32bit:gr7.port0
r8outf[0] <= reg32bit:gr8.port0
r8outf[1] <= reg32bit:gr8.port0
r8outf[2] <= reg32bit:gr8.port0
r8outf[3] <= reg32bit:gr8.port0
r8outf[4] <= reg32bit:gr8.port0
r8outf[5] <= reg32bit:gr8.port0
r8outf[6] <= reg32bit:gr8.port0
r8outf[7] <= reg32bit:gr8.port0
r8outf[8] <= reg32bit:gr8.port0
r8outf[9] <= reg32bit:gr8.port0
r8outf[10] <= reg32bit:gr8.port0
r8outf[11] <= reg32bit:gr8.port0
r8outf[12] <= reg32bit:gr8.port0
r8outf[13] <= reg32bit:gr8.port0
r8outf[14] <= reg32bit:gr8.port0
r8outf[15] <= reg32bit:gr8.port0
r8outf[16] <= reg32bit:gr8.port0
r8outf[17] <= reg32bit:gr8.port0
r8outf[18] <= reg32bit:gr8.port0
r8outf[19] <= reg32bit:gr8.port0
r8outf[20] <= reg32bit:gr8.port0
r8outf[21] <= reg32bit:gr8.port0
r8outf[22] <= reg32bit:gr8.port0
r8outf[23] <= reg32bit:gr8.port0
r8outf[24] <= reg32bit:gr8.port0
r8outf[25] <= reg32bit:gr8.port0
r8outf[26] <= reg32bit:gr8.port0
r8outf[27] <= reg32bit:gr8.port0
r8outf[28] <= reg32bit:gr8.port0
r8outf[29] <= reg32bit:gr8.port0
r8outf[30] <= reg32bit:gr8.port0
r8outf[31] <= reg32bit:gr8.port0
r9outf[0] <= reg32bit:gr9.port0
r9outf[1] <= reg32bit:gr9.port0
r9outf[2] <= reg32bit:gr9.port0
r9outf[3] <= reg32bit:gr9.port0
r9outf[4] <= reg32bit:gr9.port0
r9outf[5] <= reg32bit:gr9.port0
r9outf[6] <= reg32bit:gr9.port0
r9outf[7] <= reg32bit:gr9.port0
r9outf[8] <= reg32bit:gr9.port0
r9outf[9] <= reg32bit:gr9.port0
r9outf[10] <= reg32bit:gr9.port0
r9outf[11] <= reg32bit:gr9.port0
r9outf[12] <= reg32bit:gr9.port0
r9outf[13] <= reg32bit:gr9.port0
r9outf[14] <= reg32bit:gr9.port0
r9outf[15] <= reg32bit:gr9.port0
r9outf[16] <= reg32bit:gr9.port0
r9outf[17] <= reg32bit:gr9.port0
r9outf[18] <= reg32bit:gr9.port0
r9outf[19] <= reg32bit:gr9.port0
r9outf[20] <= reg32bit:gr9.port0
r9outf[21] <= reg32bit:gr9.port0
r9outf[22] <= reg32bit:gr9.port0
r9outf[23] <= reg32bit:gr9.port0
r9outf[24] <= reg32bit:gr9.port0
r9outf[25] <= reg32bit:gr9.port0
r9outf[26] <= reg32bit:gr9.port0
r9outf[27] <= reg32bit:gr9.port0
r9outf[28] <= reg32bit:gr9.port0
r9outf[29] <= reg32bit:gr9.port0
r9outf[30] <= reg32bit:gr9.port0
r9outf[31] <= reg32bit:gr9.port0
r10outf[0] <= reg32bit:gr10.port0
r10outf[1] <= reg32bit:gr10.port0
r10outf[2] <= reg32bit:gr10.port0
r10outf[3] <= reg32bit:gr10.port0
r10outf[4] <= reg32bit:gr10.port0
r10outf[5] <= reg32bit:gr10.port0
r10outf[6] <= reg32bit:gr10.port0
r10outf[7] <= reg32bit:gr10.port0
r10outf[8] <= reg32bit:gr10.port0
r10outf[9] <= reg32bit:gr10.port0
r10outf[10] <= reg32bit:gr10.port0
r10outf[11] <= reg32bit:gr10.port0
r10outf[12] <= reg32bit:gr10.port0
r10outf[13] <= reg32bit:gr10.port0
r10outf[14] <= reg32bit:gr10.port0
r10outf[15] <= reg32bit:gr10.port0
r10outf[16] <= reg32bit:gr10.port0
r10outf[17] <= reg32bit:gr10.port0
r10outf[18] <= reg32bit:gr10.port0
r10outf[19] <= reg32bit:gr10.port0
r10outf[20] <= reg32bit:gr10.port0
r10outf[21] <= reg32bit:gr10.port0
r10outf[22] <= reg32bit:gr10.port0
r10outf[23] <= reg32bit:gr10.port0
r10outf[24] <= reg32bit:gr10.port0
r10outf[25] <= reg32bit:gr10.port0
r10outf[26] <= reg32bit:gr10.port0
r10outf[27] <= reg32bit:gr10.port0
r10outf[28] <= reg32bit:gr10.port0
r10outf[29] <= reg32bit:gr10.port0
r10outf[30] <= reg32bit:gr10.port0
r10outf[31] <= reg32bit:gr10.port0
r11outf[0] <= reg32bit:gr11.port0
r11outf[1] <= reg32bit:gr11.port0
r11outf[2] <= reg32bit:gr11.port0
r11outf[3] <= reg32bit:gr11.port0
r11outf[4] <= reg32bit:gr11.port0
r11outf[5] <= reg32bit:gr11.port0
r11outf[6] <= reg32bit:gr11.port0
r11outf[7] <= reg32bit:gr11.port0
r11outf[8] <= reg32bit:gr11.port0
r11outf[9] <= reg32bit:gr11.port0
r11outf[10] <= reg32bit:gr11.port0
r11outf[11] <= reg32bit:gr11.port0
r11outf[12] <= reg32bit:gr11.port0
r11outf[13] <= reg32bit:gr11.port0
r11outf[14] <= reg32bit:gr11.port0
r11outf[15] <= reg32bit:gr11.port0
r11outf[16] <= reg32bit:gr11.port0
r11outf[17] <= reg32bit:gr11.port0
r11outf[18] <= reg32bit:gr11.port0
r11outf[19] <= reg32bit:gr11.port0
r11outf[20] <= reg32bit:gr11.port0
r11outf[21] <= reg32bit:gr11.port0
r11outf[22] <= reg32bit:gr11.port0
r11outf[23] <= reg32bit:gr11.port0
r11outf[24] <= reg32bit:gr11.port0
r11outf[25] <= reg32bit:gr11.port0
r11outf[26] <= reg32bit:gr11.port0
r11outf[27] <= reg32bit:gr11.port0
r11outf[28] <= reg32bit:gr11.port0
r11outf[29] <= reg32bit:gr11.port0
r11outf[30] <= reg32bit:gr11.port0
r11outf[31] <= reg32bit:gr11.port0
r12outf[0] <= reg32bit:gr12.port0
r12outf[1] <= reg32bit:gr12.port0
r12outf[2] <= reg32bit:gr12.port0
r12outf[3] <= reg32bit:gr12.port0
r12outf[4] <= reg32bit:gr12.port0
r12outf[5] <= reg32bit:gr12.port0
r12outf[6] <= reg32bit:gr12.port0
r12outf[7] <= reg32bit:gr12.port0
r12outf[8] <= reg32bit:gr12.port0
r12outf[9] <= reg32bit:gr12.port0
r12outf[10] <= reg32bit:gr12.port0
r12outf[11] <= reg32bit:gr12.port0
r12outf[12] <= reg32bit:gr12.port0
r12outf[13] <= reg32bit:gr12.port0
r12outf[14] <= reg32bit:gr12.port0
r12outf[15] <= reg32bit:gr12.port0
r12outf[16] <= reg32bit:gr12.port0
r12outf[17] <= reg32bit:gr12.port0
r12outf[18] <= reg32bit:gr12.port0
r12outf[19] <= reg32bit:gr12.port0
r12outf[20] <= reg32bit:gr12.port0
r12outf[21] <= reg32bit:gr12.port0
r12outf[22] <= reg32bit:gr12.port0
r12outf[23] <= reg32bit:gr12.port0
r12outf[24] <= reg32bit:gr12.port0
r12outf[25] <= reg32bit:gr12.port0
r12outf[26] <= reg32bit:gr12.port0
r12outf[27] <= reg32bit:gr12.port0
r12outf[28] <= reg32bit:gr12.port0
r12outf[29] <= reg32bit:gr12.port0
r12outf[30] <= reg32bit:gr12.port0
r12outf[31] <= reg32bit:gr12.port0
r13outf[0] <= reg32bit:gr13.port0
r13outf[1] <= reg32bit:gr13.port0
r13outf[2] <= reg32bit:gr13.port0
r13outf[3] <= reg32bit:gr13.port0
r13outf[4] <= reg32bit:gr13.port0
r13outf[5] <= reg32bit:gr13.port0
r13outf[6] <= reg32bit:gr13.port0
r13outf[7] <= reg32bit:gr13.port0
r13outf[8] <= reg32bit:gr13.port0
r13outf[9] <= reg32bit:gr13.port0
r13outf[10] <= reg32bit:gr13.port0
r13outf[11] <= reg32bit:gr13.port0
r13outf[12] <= reg32bit:gr13.port0
r13outf[13] <= reg32bit:gr13.port0
r13outf[14] <= reg32bit:gr13.port0
r13outf[15] <= reg32bit:gr13.port0
r13outf[16] <= reg32bit:gr13.port0
r13outf[17] <= reg32bit:gr13.port0
r13outf[18] <= reg32bit:gr13.port0
r13outf[19] <= reg32bit:gr13.port0
r13outf[20] <= reg32bit:gr13.port0
r13outf[21] <= reg32bit:gr13.port0
r13outf[22] <= reg32bit:gr13.port0
r13outf[23] <= reg32bit:gr13.port0
r13outf[24] <= reg32bit:gr13.port0
r13outf[25] <= reg32bit:gr13.port0
r13outf[26] <= reg32bit:gr13.port0
r13outf[27] <= reg32bit:gr13.port0
r13outf[28] <= reg32bit:gr13.port0
r13outf[29] <= reg32bit:gr13.port0
r13outf[30] <= reg32bit:gr13.port0
r13outf[31] <= reg32bit:gr13.port0
r14outf[0] <= reg32bit:gr14.port0
r14outf[1] <= reg32bit:gr14.port0
r14outf[2] <= reg32bit:gr14.port0
r14outf[3] <= reg32bit:gr14.port0
r14outf[4] <= reg32bit:gr14.port0
r14outf[5] <= reg32bit:gr14.port0
r14outf[6] <= reg32bit:gr14.port0
r14outf[7] <= reg32bit:gr14.port0
r14outf[8] <= reg32bit:gr14.port0
r14outf[9] <= reg32bit:gr14.port0
r14outf[10] <= reg32bit:gr14.port0
r14outf[11] <= reg32bit:gr14.port0
r14outf[12] <= reg32bit:gr14.port0
r14outf[13] <= reg32bit:gr14.port0
r14outf[14] <= reg32bit:gr14.port0
r14outf[15] <= reg32bit:gr14.port0
r14outf[16] <= reg32bit:gr14.port0
r14outf[17] <= reg32bit:gr14.port0
r14outf[18] <= reg32bit:gr14.port0
r14outf[19] <= reg32bit:gr14.port0
r14outf[20] <= reg32bit:gr14.port0
r14outf[21] <= reg32bit:gr14.port0
r14outf[22] <= reg32bit:gr14.port0
r14outf[23] <= reg32bit:gr14.port0
r14outf[24] <= reg32bit:gr14.port0
r14outf[25] <= reg32bit:gr14.port0
r14outf[26] <= reg32bit:gr14.port0
r14outf[27] <= reg32bit:gr14.port0
r14outf[28] <= reg32bit:gr14.port0
r14outf[29] <= reg32bit:gr14.port0
r14outf[30] <= reg32bit:gr14.port0
r14outf[31] <= reg32bit:gr14.port0
r15outf[0] <= reg32bit:gr15.port0
r15outf[1] <= reg32bit:gr15.port0
r15outf[2] <= reg32bit:gr15.port0
r15outf[3] <= reg32bit:gr15.port0
r15outf[4] <= reg32bit:gr15.port0
r15outf[5] <= reg32bit:gr15.port0
r15outf[6] <= reg32bit:gr15.port0
r15outf[7] <= reg32bit:gr15.port0
r15outf[8] <= reg32bit:gr15.port0
r15outf[9] <= reg32bit:gr15.port0
r15outf[10] <= reg32bit:gr15.port0
r15outf[11] <= reg32bit:gr15.port0
r15outf[12] <= reg32bit:gr15.port0
r15outf[13] <= reg32bit:gr15.port0
r15outf[14] <= reg32bit:gr15.port0
r15outf[15] <= reg32bit:gr15.port0
r15outf[16] <= reg32bit:gr15.port0
r15outf[17] <= reg32bit:gr15.port0
r15outf[18] <= reg32bit:gr15.port0
r15outf[19] <= reg32bit:gr15.port0
r15outf[20] <= reg32bit:gr15.port0
r15outf[21] <= reg32bit:gr15.port0
r15outf[22] <= reg32bit:gr15.port0
r15outf[23] <= reg32bit:gr15.port0
r15outf[24] <= reg32bit:gr15.port0
r15outf[25] <= reg32bit:gr15.port0
r15outf[26] <= reg32bit:gr15.port0
r15outf[27] <= reg32bit:gr15.port0
r15outf[28] <= reg32bit:gr15.port0
r15outf[29] <= reg32bit:gr15.port0
r15outf[30] <= reg32bit:gr15.port0
r15outf[31] <= reg32bit:gr15.port0
r0in[0] => r0in[0].IN1
r0in[1] => r0in[1].IN1
r0in[2] => r0in[2].IN1
r0in[3] => r0in[3].IN1
r0in[4] => r0in[4].IN1
r0in[5] => r0in[5].IN1
r0in[6] => r0in[6].IN1
r0in[7] => r0in[7].IN1
r0in[8] => r0in[8].IN1
r0in[9] => r0in[9].IN1
r0in[10] => r0in[10].IN1
r0in[11] => r0in[11].IN1
r0in[12] => r0in[12].IN1
r0in[13] => r0in[13].IN1
r0in[14] => r0in[14].IN1
r0in[15] => r0in[15].IN1
r0in[16] => r0in[16].IN1
r0in[17] => r0in[17].IN1
r0in[18] => r0in[18].IN1
r0in[19] => r0in[19].IN1
r0in[20] => r0in[20].IN1
r0in[21] => r0in[21].IN1
r0in[22] => r0in[22].IN1
r0in[23] => r0in[23].IN1
r0in[24] => r0in[24].IN1
r0in[25] => r0in[25].IN1
r0in[26] => r0in[26].IN1
r0in[27] => r0in[27].IN1
r0in[28] => r0in[28].IN1
r0in[29] => r0in[29].IN1
r0in[30] => r0in[30].IN1
r0in[31] => r0in[31].IN1
r1in[0] => r1in[0].IN1
r1in[1] => r1in[1].IN1
r1in[2] => r1in[2].IN1
r1in[3] => r1in[3].IN1
r1in[4] => r1in[4].IN1
r1in[5] => r1in[5].IN1
r1in[6] => r1in[6].IN1
r1in[7] => r1in[7].IN1
r1in[8] => r1in[8].IN1
r1in[9] => r1in[9].IN1
r1in[10] => r1in[10].IN1
r1in[11] => r1in[11].IN1
r1in[12] => r1in[12].IN1
r1in[13] => r1in[13].IN1
r1in[14] => r1in[14].IN1
r1in[15] => r1in[15].IN1
r1in[16] => r1in[16].IN1
r1in[17] => r1in[17].IN1
r1in[18] => r1in[18].IN1
r1in[19] => r1in[19].IN1
r1in[20] => r1in[20].IN1
r1in[21] => r1in[21].IN1
r1in[22] => r1in[22].IN1
r1in[23] => r1in[23].IN1
r1in[24] => r1in[24].IN1
r1in[25] => r1in[25].IN1
r1in[26] => r1in[26].IN1
r1in[27] => r1in[27].IN1
r1in[28] => r1in[28].IN1
r1in[29] => r1in[29].IN1
r1in[30] => r1in[30].IN1
r1in[31] => r1in[31].IN1
r2in[0] => r2in[0].IN1
r2in[1] => r2in[1].IN1
r2in[2] => r2in[2].IN1
r2in[3] => r2in[3].IN1
r2in[4] => r2in[4].IN1
r2in[5] => r2in[5].IN1
r2in[6] => r2in[6].IN1
r2in[7] => r2in[7].IN1
r2in[8] => r2in[8].IN1
r2in[9] => r2in[9].IN1
r2in[10] => r2in[10].IN1
r2in[11] => r2in[11].IN1
r2in[12] => r2in[12].IN1
r2in[13] => r2in[13].IN1
r2in[14] => r2in[14].IN1
r2in[15] => r2in[15].IN1
r2in[16] => r2in[16].IN1
r2in[17] => r2in[17].IN1
r2in[18] => r2in[18].IN1
r2in[19] => r2in[19].IN1
r2in[20] => r2in[20].IN1
r2in[21] => r2in[21].IN1
r2in[22] => r2in[22].IN1
r2in[23] => r2in[23].IN1
r2in[24] => r2in[24].IN1
r2in[25] => r2in[25].IN1
r2in[26] => r2in[26].IN1
r2in[27] => r2in[27].IN1
r2in[28] => r2in[28].IN1
r2in[29] => r2in[29].IN1
r2in[30] => r2in[30].IN1
r2in[31] => r2in[31].IN1
r3in[0] => r3in[0].IN1
r3in[1] => r3in[1].IN1
r3in[2] => r3in[2].IN1
r3in[3] => r3in[3].IN1
r3in[4] => r3in[4].IN1
r3in[5] => r3in[5].IN1
r3in[6] => r3in[6].IN1
r3in[7] => r3in[7].IN1
r3in[8] => r3in[8].IN1
r3in[9] => r3in[9].IN1
r3in[10] => r3in[10].IN1
r3in[11] => r3in[11].IN1
r3in[12] => r3in[12].IN1
r3in[13] => r3in[13].IN1
r3in[14] => r3in[14].IN1
r3in[15] => r3in[15].IN1
r3in[16] => r3in[16].IN1
r3in[17] => r3in[17].IN1
r3in[18] => r3in[18].IN1
r3in[19] => r3in[19].IN1
r3in[20] => r3in[20].IN1
r3in[21] => r3in[21].IN1
r3in[22] => r3in[22].IN1
r3in[23] => r3in[23].IN1
r3in[24] => r3in[24].IN1
r3in[25] => r3in[25].IN1
r3in[26] => r3in[26].IN1
r3in[27] => r3in[27].IN1
r3in[28] => r3in[28].IN1
r3in[29] => r3in[29].IN1
r3in[30] => r3in[30].IN1
r3in[31] => r3in[31].IN1
r4in[0] => r4in[0].IN1
r4in[1] => r4in[1].IN1
r4in[2] => r4in[2].IN1
r4in[3] => r4in[3].IN1
r4in[4] => r4in[4].IN1
r4in[5] => r4in[5].IN1
r4in[6] => r4in[6].IN1
r4in[7] => r4in[7].IN1
r4in[8] => r4in[8].IN1
r4in[9] => r4in[9].IN1
r4in[10] => r4in[10].IN1
r4in[11] => r4in[11].IN1
r4in[12] => r4in[12].IN1
r4in[13] => r4in[13].IN1
r4in[14] => r4in[14].IN1
r4in[15] => r4in[15].IN1
r4in[16] => r4in[16].IN1
r4in[17] => r4in[17].IN1
r4in[18] => r4in[18].IN1
r4in[19] => r4in[19].IN1
r4in[20] => r4in[20].IN1
r4in[21] => r4in[21].IN1
r4in[22] => r4in[22].IN1
r4in[23] => r4in[23].IN1
r4in[24] => r4in[24].IN1
r4in[25] => r4in[25].IN1
r4in[26] => r4in[26].IN1
r4in[27] => r4in[27].IN1
r4in[28] => r4in[28].IN1
r4in[29] => r4in[29].IN1
r4in[30] => r4in[30].IN1
r4in[31] => r4in[31].IN1
r5in[0] => r5in[0].IN1
r5in[1] => r5in[1].IN1
r5in[2] => r5in[2].IN1
r5in[3] => r5in[3].IN1
r5in[4] => r5in[4].IN1
r5in[5] => r5in[5].IN1
r5in[6] => r5in[6].IN1
r5in[7] => r5in[7].IN1
r5in[8] => r5in[8].IN1
r5in[9] => r5in[9].IN1
r5in[10] => r5in[10].IN1
r5in[11] => r5in[11].IN1
r5in[12] => r5in[12].IN1
r5in[13] => r5in[13].IN1
r5in[14] => r5in[14].IN1
r5in[15] => r5in[15].IN1
r5in[16] => r5in[16].IN1
r5in[17] => r5in[17].IN1
r5in[18] => r5in[18].IN1
r5in[19] => r5in[19].IN1
r5in[20] => r5in[20].IN1
r5in[21] => r5in[21].IN1
r5in[22] => r5in[22].IN1
r5in[23] => r5in[23].IN1
r5in[24] => r5in[24].IN1
r5in[25] => r5in[25].IN1
r5in[26] => r5in[26].IN1
r5in[27] => r5in[27].IN1
r5in[28] => r5in[28].IN1
r5in[29] => r5in[29].IN1
r5in[30] => r5in[30].IN1
r5in[31] => r5in[31].IN1
r6in[0] => r6in[0].IN1
r6in[1] => r6in[1].IN1
r6in[2] => r6in[2].IN1
r6in[3] => r6in[3].IN1
r6in[4] => r6in[4].IN1
r6in[5] => r6in[5].IN1
r6in[6] => r6in[6].IN1
r6in[7] => r6in[7].IN1
r6in[8] => r6in[8].IN1
r6in[9] => r6in[9].IN1
r6in[10] => r6in[10].IN1
r6in[11] => r6in[11].IN1
r6in[12] => r6in[12].IN1
r6in[13] => r6in[13].IN1
r6in[14] => r6in[14].IN1
r6in[15] => r6in[15].IN1
r6in[16] => r6in[16].IN1
r6in[17] => r6in[17].IN1
r6in[18] => r6in[18].IN1
r6in[19] => r6in[19].IN1
r6in[20] => r6in[20].IN1
r6in[21] => r6in[21].IN1
r6in[22] => r6in[22].IN1
r6in[23] => r6in[23].IN1
r6in[24] => r6in[24].IN1
r6in[25] => r6in[25].IN1
r6in[26] => r6in[26].IN1
r6in[27] => r6in[27].IN1
r6in[28] => r6in[28].IN1
r6in[29] => r6in[29].IN1
r6in[30] => r6in[30].IN1
r6in[31] => r6in[31].IN1
r7in[0] => r7in[0].IN1
r7in[1] => r7in[1].IN1
r7in[2] => r7in[2].IN1
r7in[3] => r7in[3].IN1
r7in[4] => r7in[4].IN1
r7in[5] => r7in[5].IN1
r7in[6] => r7in[6].IN1
r7in[7] => r7in[7].IN1
r7in[8] => r7in[8].IN1
r7in[9] => r7in[9].IN1
r7in[10] => r7in[10].IN1
r7in[11] => r7in[11].IN1
r7in[12] => r7in[12].IN1
r7in[13] => r7in[13].IN1
r7in[14] => r7in[14].IN1
r7in[15] => r7in[15].IN1
r7in[16] => r7in[16].IN1
r7in[17] => r7in[17].IN1
r7in[18] => r7in[18].IN1
r7in[19] => r7in[19].IN1
r7in[20] => r7in[20].IN1
r7in[21] => r7in[21].IN1
r7in[22] => r7in[22].IN1
r7in[23] => r7in[23].IN1
r7in[24] => r7in[24].IN1
r7in[25] => r7in[25].IN1
r7in[26] => r7in[26].IN1
r7in[27] => r7in[27].IN1
r7in[28] => r7in[28].IN1
r7in[29] => r7in[29].IN1
r7in[30] => r7in[30].IN1
r7in[31] => r7in[31].IN1
r8in[0] => r8in[0].IN1
r8in[1] => r8in[1].IN1
r8in[2] => r8in[2].IN1
r8in[3] => r8in[3].IN1
r8in[4] => r8in[4].IN1
r8in[5] => r8in[5].IN1
r8in[6] => r8in[6].IN1
r8in[7] => r8in[7].IN1
r8in[8] => r8in[8].IN1
r8in[9] => r8in[9].IN1
r8in[10] => r8in[10].IN1
r8in[11] => r8in[11].IN1
r8in[12] => r8in[12].IN1
r8in[13] => r8in[13].IN1
r8in[14] => r8in[14].IN1
r8in[15] => r8in[15].IN1
r8in[16] => r8in[16].IN1
r8in[17] => r8in[17].IN1
r8in[18] => r8in[18].IN1
r8in[19] => r8in[19].IN1
r8in[20] => r8in[20].IN1
r8in[21] => r8in[21].IN1
r8in[22] => r8in[22].IN1
r8in[23] => r8in[23].IN1
r8in[24] => r8in[24].IN1
r8in[25] => r8in[25].IN1
r8in[26] => r8in[26].IN1
r8in[27] => r8in[27].IN1
r8in[28] => r8in[28].IN1
r8in[29] => r8in[29].IN1
r8in[30] => r8in[30].IN1
r8in[31] => r8in[31].IN1
r9in[0] => r9in[0].IN1
r9in[1] => r9in[1].IN1
r9in[2] => r9in[2].IN1
r9in[3] => r9in[3].IN1
r9in[4] => r9in[4].IN1
r9in[5] => r9in[5].IN1
r9in[6] => r9in[6].IN1
r9in[7] => r9in[7].IN1
r9in[8] => r9in[8].IN1
r9in[9] => r9in[9].IN1
r9in[10] => r9in[10].IN1
r9in[11] => r9in[11].IN1
r9in[12] => r9in[12].IN1
r9in[13] => r9in[13].IN1
r9in[14] => r9in[14].IN1
r9in[15] => r9in[15].IN1
r9in[16] => r9in[16].IN1
r9in[17] => r9in[17].IN1
r9in[18] => r9in[18].IN1
r9in[19] => r9in[19].IN1
r9in[20] => r9in[20].IN1
r9in[21] => r9in[21].IN1
r9in[22] => r9in[22].IN1
r9in[23] => r9in[23].IN1
r9in[24] => r9in[24].IN1
r9in[25] => r9in[25].IN1
r9in[26] => r9in[26].IN1
r9in[27] => r9in[27].IN1
r9in[28] => r9in[28].IN1
r9in[29] => r9in[29].IN1
r9in[30] => r9in[30].IN1
r9in[31] => r9in[31].IN1
r10in[0] => r10in[0].IN1
r10in[1] => r10in[1].IN1
r10in[2] => r10in[2].IN1
r10in[3] => r10in[3].IN1
r10in[4] => r10in[4].IN1
r10in[5] => r10in[5].IN1
r10in[6] => r10in[6].IN1
r10in[7] => r10in[7].IN1
r10in[8] => r10in[8].IN1
r10in[9] => r10in[9].IN1
r10in[10] => r10in[10].IN1
r10in[11] => r10in[11].IN1
r10in[12] => r10in[12].IN1
r10in[13] => r10in[13].IN1
r10in[14] => r10in[14].IN1
r10in[15] => r10in[15].IN1
r10in[16] => r10in[16].IN1
r10in[17] => r10in[17].IN1
r10in[18] => r10in[18].IN1
r10in[19] => r10in[19].IN1
r10in[20] => r10in[20].IN1
r10in[21] => r10in[21].IN1
r10in[22] => r10in[22].IN1
r10in[23] => r10in[23].IN1
r10in[24] => r10in[24].IN1
r10in[25] => r10in[25].IN1
r10in[26] => r10in[26].IN1
r10in[27] => r10in[27].IN1
r10in[28] => r10in[28].IN1
r10in[29] => r10in[29].IN1
r10in[30] => r10in[30].IN1
r10in[31] => r10in[31].IN1
r11in[0] => r11in[0].IN1
r11in[1] => r11in[1].IN1
r11in[2] => r11in[2].IN1
r11in[3] => r11in[3].IN1
r11in[4] => r11in[4].IN1
r11in[5] => r11in[5].IN1
r11in[6] => r11in[6].IN1
r11in[7] => r11in[7].IN1
r11in[8] => r11in[8].IN1
r11in[9] => r11in[9].IN1
r11in[10] => r11in[10].IN1
r11in[11] => r11in[11].IN1
r11in[12] => r11in[12].IN1
r11in[13] => r11in[13].IN1
r11in[14] => r11in[14].IN1
r11in[15] => r11in[15].IN1
r11in[16] => r11in[16].IN1
r11in[17] => r11in[17].IN1
r11in[18] => r11in[18].IN1
r11in[19] => r11in[19].IN1
r11in[20] => r11in[20].IN1
r11in[21] => r11in[21].IN1
r11in[22] => r11in[22].IN1
r11in[23] => r11in[23].IN1
r11in[24] => r11in[24].IN1
r11in[25] => r11in[25].IN1
r11in[26] => r11in[26].IN1
r11in[27] => r11in[27].IN1
r11in[28] => r11in[28].IN1
r11in[29] => r11in[29].IN1
r11in[30] => r11in[30].IN1
r11in[31] => r11in[31].IN1
r12in[0] => r12in[0].IN1
r12in[1] => r12in[1].IN1
r12in[2] => r12in[2].IN1
r12in[3] => r12in[3].IN1
r12in[4] => r12in[4].IN1
r12in[5] => r12in[5].IN1
r12in[6] => r12in[6].IN1
r12in[7] => r12in[7].IN1
r12in[8] => r12in[8].IN1
r12in[9] => r12in[9].IN1
r12in[10] => r12in[10].IN1
r12in[11] => r12in[11].IN1
r12in[12] => r12in[12].IN1
r12in[13] => r12in[13].IN1
r12in[14] => r12in[14].IN1
r12in[15] => r12in[15].IN1
r12in[16] => r12in[16].IN1
r12in[17] => r12in[17].IN1
r12in[18] => r12in[18].IN1
r12in[19] => r12in[19].IN1
r12in[20] => r12in[20].IN1
r12in[21] => r12in[21].IN1
r12in[22] => r12in[22].IN1
r12in[23] => r12in[23].IN1
r12in[24] => r12in[24].IN1
r12in[25] => r12in[25].IN1
r12in[26] => r12in[26].IN1
r12in[27] => r12in[27].IN1
r12in[28] => r12in[28].IN1
r12in[29] => r12in[29].IN1
r12in[30] => r12in[30].IN1
r12in[31] => r12in[31].IN1
r13in[0] => r13in[0].IN1
r13in[1] => r13in[1].IN1
r13in[2] => r13in[2].IN1
r13in[3] => r13in[3].IN1
r13in[4] => r13in[4].IN1
r13in[5] => r13in[5].IN1
r13in[6] => r13in[6].IN1
r13in[7] => r13in[7].IN1
r13in[8] => r13in[8].IN1
r13in[9] => r13in[9].IN1
r13in[10] => r13in[10].IN1
r13in[11] => r13in[11].IN1
r13in[12] => r13in[12].IN1
r13in[13] => r13in[13].IN1
r13in[14] => r13in[14].IN1
r13in[15] => r13in[15].IN1
r13in[16] => r13in[16].IN1
r13in[17] => r13in[17].IN1
r13in[18] => r13in[18].IN1
r13in[19] => r13in[19].IN1
r13in[20] => r13in[20].IN1
r13in[21] => r13in[21].IN1
r13in[22] => r13in[22].IN1
r13in[23] => r13in[23].IN1
r13in[24] => r13in[24].IN1
r13in[25] => r13in[25].IN1
r13in[26] => r13in[26].IN1
r13in[27] => r13in[27].IN1
r13in[28] => r13in[28].IN1
r13in[29] => r13in[29].IN1
r13in[30] => r13in[30].IN1
r13in[31] => r13in[31].IN1
r14in[0] => r14in[0].IN1
r14in[1] => r14in[1].IN1
r14in[2] => r14in[2].IN1
r14in[3] => r14in[3].IN1
r14in[4] => r14in[4].IN1
r14in[5] => r14in[5].IN1
r14in[6] => r14in[6].IN1
r14in[7] => r14in[7].IN1
r14in[8] => r14in[8].IN1
r14in[9] => r14in[9].IN1
r14in[10] => r14in[10].IN1
r14in[11] => r14in[11].IN1
r14in[12] => r14in[12].IN1
r14in[13] => r14in[13].IN1
r14in[14] => r14in[14].IN1
r14in[15] => r14in[15].IN1
r14in[16] => r14in[16].IN1
r14in[17] => r14in[17].IN1
r14in[18] => r14in[18].IN1
r14in[19] => r14in[19].IN1
r14in[20] => r14in[20].IN1
r14in[21] => r14in[21].IN1
r14in[22] => r14in[22].IN1
r14in[23] => r14in[23].IN1
r14in[24] => r14in[24].IN1
r14in[25] => r14in[25].IN1
r14in[26] => r14in[26].IN1
r14in[27] => r14in[27].IN1
r14in[28] => r14in[28].IN1
r14in[29] => r14in[29].IN1
r14in[30] => r14in[30].IN1
r14in[31] => r14in[31].IN1
r15in[0] => r15in[0].IN1
r15in[1] => r15in[1].IN1
r15in[2] => r15in[2].IN1
r15in[3] => r15in[3].IN1
r15in[4] => r15in[4].IN1
r15in[5] => r15in[5].IN1
r15in[6] => r15in[6].IN1
r15in[7] => r15in[7].IN1
r15in[8] => r15in[8].IN1
r15in[9] => r15in[9].IN1
r15in[10] => r15in[10].IN1
r15in[11] => r15in[11].IN1
r15in[12] => r15in[12].IN1
r15in[13] => r15in[13].IN1
r15in[14] => r15in[14].IN1
r15in[15] => r15in[15].IN1
r15in[16] => r15in[16].IN1
r15in[17] => r15in[17].IN1
r15in[18] => r15in[18].IN1
r15in[19] => r15in[19].IN1
r15in[20] => r15in[20].IN1
r15in[21] => r15in[21].IN1
r15in[22] => r15in[22].IN1
r15in[23] => r15in[23].IN1
r15in[24] => r15in[24].IN1
r15in[25] => r15in[25].IN1
r15in[26] => r15in[26].IN1
r15in[27] => r15in[27].IN1
r15in[28] => r15in[28].IN1
r15in[29] => r15in[29].IN1
r15in[30] => r15in[30].IN1
r15in[31] => r15in[31].IN1


|Bus|ALURegisters:LogicReg|reg32bit:gr0
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr1
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr2
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr3
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr4
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr5
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr6
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr7
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr8
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr9
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr10
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr11
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr12
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr13
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr14
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|ALURegisters:LogicReg|reg32bit:gr15
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|Bus|encoder:EnO
R0out => d[0].OUTPUTSELECT
R0out => d[1].OUTPUTSELECT
R0out => d[2].OUTPUTSELECT
R0out => d[3].OUTPUTSELECT
R0out => d[4].IN1
R0out => d[4].OUTPUTSELECT
R1out => d[0].OUTPUTSELECT
R1out => d[1].OUTPUTSELECT
R1out => d[2].OUTPUTSELECT
R1out => d[3].OUTPUTSELECT
R1out => d[4].IN1
R1out => d[4].OUTPUTSELECT
R2out => d[0].OUTPUTSELECT
R2out => d[1].OUTPUTSELECT
R2out => d[2].OUTPUTSELECT
R2out => d[3].OUTPUTSELECT
R2out => d[4].IN1
R2out => d[4].OUTPUTSELECT
R3out => d[0].OUTPUTSELECT
R3out => d[1].OUTPUTSELECT
R3out => d[2].OUTPUTSELECT
R3out => d[3].OUTPUTSELECT
R3out => d[4].IN1
R3out => d[4].OUTPUTSELECT
R4out => d[0].OUTPUTSELECT
R4out => d[1].OUTPUTSELECT
R4out => d[2].OUTPUTSELECT
R4out => d[3].OUTPUTSELECT
R4out => d[4].IN1
R4out => d[4].OUTPUTSELECT
R5out => d[0].OUTPUTSELECT
R5out => d[1].OUTPUTSELECT
R5out => d[2].OUTPUTSELECT
R5out => d[3].OUTPUTSELECT
R5out => d[4].IN1
R5out => d[4].OUTPUTSELECT
R6out => d[0].OUTPUTSELECT
R6out => d[1].OUTPUTSELECT
R6out => d[2].OUTPUTSELECT
R6out => d[3].OUTPUTSELECT
R6out => d[4].IN1
R6out => d[4].OUTPUTSELECT
R7out => d[0].OUTPUTSELECT
R7out => d[1].OUTPUTSELECT
R7out => d[2].OUTPUTSELECT
R7out => d[3].OUTPUTSELECT
R7out => d[4].IN1
R7out => d[4].OUTPUTSELECT
R8out => d[0].OUTPUTSELECT
R8out => d[1].OUTPUTSELECT
R8out => d[2].OUTPUTSELECT
R8out => d[3].OUTPUTSELECT
R8out => d[4].IN1
R8out => d[4].OUTPUTSELECT
R9out => d[0].OUTPUTSELECT
R9out => d[1].OUTPUTSELECT
R9out => d[2].OUTPUTSELECT
R9out => d[3].OUTPUTSELECT
R9out => d[4].IN1
R9out => d[4].OUTPUTSELECT
R10out => d[0].OUTPUTSELECT
R10out => d[1].OUTPUTSELECT
R10out => d[2].OUTPUTSELECT
R10out => d[3].OUTPUTSELECT
R10out => d[4].IN1
R10out => d[4].OUTPUTSELECT
R11out => d[0].OUTPUTSELECT
R11out => d[1].OUTPUTSELECT
R11out => d[2].OUTPUTSELECT
R11out => d[3].OUTPUTSELECT
R11out => d[4].IN1
R11out => d[4].OUTPUTSELECT
R12out => d[0].OUTPUTSELECT
R12out => d[1].OUTPUTSELECT
R12out => d[2].OUTPUTSELECT
R12out => d[3].OUTPUTSELECT
R12out => d[4].IN1
R12out => d[4].OUTPUTSELECT
R13out => d[0].OUTPUTSELECT
R13out => d[1].OUTPUTSELECT
R13out => d[2].OUTPUTSELECT
R13out => d[3].OUTPUTSELECT
R13out => d[4].IN1
R13out => d[4].OUTPUTSELECT
R14out => d[0].OUTPUTSELECT
R14out => d[1].OUTPUTSELECT
R14out => d[2].OUTPUTSELECT
R14out => d[3].OUTPUTSELECT
R14out => d[4].IN1
R14out => d[4].OUTPUTSELECT
R15out => d[0].OUTPUTSELECT
R15out => d[1].OUTPUTSELECT
R15out => d[2].OUTPUTSELECT
R15out => d[4].IN1
R15out => d[3].DATAA
R15out => d[4].DATAA
HIout => d[0].OUTPUTSELECT
HIout => d[1].OUTPUTSELECT
HIout => d[2].OUTPUTSELECT
HIout => d[4].IN1
LOout => d[0].OUTPUTSELECT
LOout => d[1].OUTPUTSELECT
LOout => d[2].OUTPUTSELECT
LOout => d[4].IN1
ZHIout => d[0].OUTPUTSELECT
ZHIout => d[1].OUTPUTSELECT
ZHIout => d[2].OUTPUTSELECT
ZHIout => d[4].IN1
ZLOout => d[0].OUTPUTSELECT
ZLOout => d[1].OUTPUTSELECT
ZLOout => d[4].IN1
ZLOout => d[2].DATAA
PCout => d[0].OUTPUTSELECT
PCout => d[1].OUTPUTSELECT
PCout => d[4].IN1
MDRout => d[0].OUTPUTSELECT
MDRout => d[4].IN1
MDRout => d[1].DATAA
InPortOut => d[4].IN0
InPortOut => d[0].DATAA
Cout => d[4].IN1
d[0] <= d[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Bus|encoder:EnI
R0out => d[0].OUTPUTSELECT
R0out => d[1].OUTPUTSELECT
R0out => d[2].OUTPUTSELECT
R0out => d[3].OUTPUTSELECT
R0out => d[4].IN1
R0out => d[4].OUTPUTSELECT
R1out => d[0].OUTPUTSELECT
R1out => d[1].OUTPUTSELECT
R1out => d[2].OUTPUTSELECT
R1out => d[3].OUTPUTSELECT
R1out => d[4].IN1
R1out => d[4].OUTPUTSELECT
R2out => d[0].OUTPUTSELECT
R2out => d[1].OUTPUTSELECT
R2out => d[2].OUTPUTSELECT
R2out => d[3].OUTPUTSELECT
R2out => d[4].IN1
R2out => d[4].OUTPUTSELECT
R3out => d[0].OUTPUTSELECT
R3out => d[1].OUTPUTSELECT
R3out => d[2].OUTPUTSELECT
R3out => d[3].OUTPUTSELECT
R3out => d[4].IN1
R3out => d[4].OUTPUTSELECT
R4out => d[0].OUTPUTSELECT
R4out => d[1].OUTPUTSELECT
R4out => d[2].OUTPUTSELECT
R4out => d[3].OUTPUTSELECT
R4out => d[4].IN1
R4out => d[4].OUTPUTSELECT
R5out => d[0].OUTPUTSELECT
R5out => d[1].OUTPUTSELECT
R5out => d[2].OUTPUTSELECT
R5out => d[3].OUTPUTSELECT
R5out => d[4].IN1
R5out => d[4].OUTPUTSELECT
R6out => d[0].OUTPUTSELECT
R6out => d[1].OUTPUTSELECT
R6out => d[2].OUTPUTSELECT
R6out => d[3].OUTPUTSELECT
R6out => d[4].IN1
R6out => d[4].OUTPUTSELECT
R7out => d[0].OUTPUTSELECT
R7out => d[1].OUTPUTSELECT
R7out => d[2].OUTPUTSELECT
R7out => d[3].OUTPUTSELECT
R7out => d[4].IN1
R7out => d[4].OUTPUTSELECT
R8out => d[0].OUTPUTSELECT
R8out => d[1].OUTPUTSELECT
R8out => d[2].OUTPUTSELECT
R8out => d[3].OUTPUTSELECT
R8out => d[4].IN1
R8out => d[4].OUTPUTSELECT
R9out => d[0].OUTPUTSELECT
R9out => d[1].OUTPUTSELECT
R9out => d[2].OUTPUTSELECT
R9out => d[3].OUTPUTSELECT
R9out => d[4].IN1
R9out => d[4].OUTPUTSELECT
R10out => d[0].OUTPUTSELECT
R10out => d[1].OUTPUTSELECT
R10out => d[2].OUTPUTSELECT
R10out => d[3].OUTPUTSELECT
R10out => d[4].IN1
R10out => d[4].OUTPUTSELECT
R11out => d[0].OUTPUTSELECT
R11out => d[1].OUTPUTSELECT
R11out => d[2].OUTPUTSELECT
R11out => d[3].OUTPUTSELECT
R11out => d[4].IN1
R11out => d[4].OUTPUTSELECT
R12out => d[0].OUTPUTSELECT
R12out => d[1].OUTPUTSELECT
R12out => d[2].OUTPUTSELECT
R12out => d[3].OUTPUTSELECT
R12out => d[4].IN1
R12out => d[4].OUTPUTSELECT
R13out => d[0].OUTPUTSELECT
R13out => d[1].OUTPUTSELECT
R13out => d[2].OUTPUTSELECT
R13out => d[3].OUTPUTSELECT
R13out => d[4].IN1
R13out => d[4].OUTPUTSELECT
R14out => d[0].OUTPUTSELECT
R14out => d[1].OUTPUTSELECT
R14out => d[2].OUTPUTSELECT
R14out => d[3].OUTPUTSELECT
R14out => d[4].IN1
R14out => d[4].OUTPUTSELECT
R15out => d[0].OUTPUTSELECT
R15out => d[1].OUTPUTSELECT
R15out => d[2].OUTPUTSELECT
R15out => d[4].IN1
R15out => d[3].DATAA
R15out => d[4].DATAA
HIout => d[0].OUTPUTSELECT
HIout => d[1].OUTPUTSELECT
HIout => d[2].OUTPUTSELECT
HIout => d[4].IN1
LOout => d[0].OUTPUTSELECT
LOout => d[1].OUTPUTSELECT
LOout => d[2].OUTPUTSELECT
LOout => d[4].IN1
ZHIout => d[0].OUTPUTSELECT
ZHIout => d[1].OUTPUTSELECT
ZHIout => d[2].OUTPUTSELECT
ZHIout => d[4].IN1
ZLOout => d[0].OUTPUTSELECT
ZLOout => d[1].OUTPUTSELECT
ZLOout => d[4].IN1
ZLOout => d[2].DATAA
PCout => d[0].OUTPUTSELECT
PCout => d[1].OUTPUTSELECT
PCout => d[4].IN1
MDRout => d[0].OUTPUTSELECT
MDRout => d[4].IN1
MDRout => d[1].DATAA
InPortOut => d[4].IN0
InPortOut => d[0].DATAA
Cout => d[4].IN1
d[0] <= d[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Bus|Multiplexer:Mux
r0out => BusMuxOutTemp[0].DATAA
r1out => BusMuxOutTemp[0].DATAB
r2out => BusMuxOutTemp[0].DATAB
r3out => BusMuxOutTemp[0].DATAB
r4out => BusMuxOutTemp[0].DATAB
r5out => BusMuxOutTemp[0].DATAB
r6out => BusMuxOutTemp[0].DATAB
r7out => BusMuxOutTemp[0].DATAB
r8out => BusMuxOutTemp[0].DATAB
r9out => BusMuxOutTemp[0].DATAB
r10out => BusMuxOutTemp[0].DATAB
r11out => BusMuxOutTemp[0].DATAB
r12out => BusMuxOutTemp[0].DATAB
r13out => BusMuxOutTemp[0].DATAB
r14out => BusMuxOutTemp[0].DATAB
r15out => BusMuxOutTemp[0].DATAB
RegHiOut => BusMuxOutTemp[0].DATAB
RegLoOut => BusMuxOutTemp[0].DATAB
ZHiOut => BusMuxOutTemp[0].DATAB
ZLoOut => BusMuxOutTemp[0].DATAB
PCOut => BusMuxOutTemp[0].DATAB
MDROut => BusMuxOutTemp[0].DATAB
RegInportOut => BusMuxOutTemp[0].DATAB
CLoOut => BusMuxOutTemp[0].DATAB
EnOut[0] => Equal0.IN4
EnOut[0] => Equal1.IN0
EnOut[0] => Equal2.IN4
EnOut[0] => Equal3.IN1
EnOut[0] => Equal4.IN4
EnOut[0] => Equal5.IN1
EnOut[0] => Equal6.IN4
EnOut[0] => Equal7.IN2
EnOut[0] => Equal8.IN4
EnOut[0] => Equal9.IN1
EnOut[0] => Equal10.IN4
EnOut[0] => Equal11.IN2
EnOut[0] => Equal12.IN4
EnOut[0] => Equal13.IN2
EnOut[0] => Equal14.IN4
EnOut[0] => Equal15.IN3
EnOut[0] => Equal16.IN4
EnOut[0] => Equal17.IN1
EnOut[0] => Equal18.IN4
EnOut[0] => Equal19.IN2
EnOut[0] => Equal20.IN4
EnOut[0] => Equal21.IN2
EnOut[0] => Equal22.IN4
EnOut[0] => Equal23.IN3
EnOut[1] => Equal0.IN3
EnOut[1] => Equal1.IN4
EnOut[1] => Equal2.IN0
EnOut[1] => Equal3.IN0
EnOut[1] => Equal4.IN3
EnOut[1] => Equal5.IN4
EnOut[1] => Equal6.IN1
EnOut[1] => Equal7.IN1
EnOut[1] => Equal8.IN3
EnOut[1] => Equal9.IN4
EnOut[1] => Equal10.IN1
EnOut[1] => Equal11.IN1
EnOut[1] => Equal12.IN3
EnOut[1] => Equal13.IN4
EnOut[1] => Equal14.IN2
EnOut[1] => Equal15.IN2
EnOut[1] => Equal16.IN3
EnOut[1] => Equal17.IN4
EnOut[1] => Equal18.IN1
EnOut[1] => Equal19.IN1
EnOut[1] => Equal20.IN3
EnOut[1] => Equal21.IN4
EnOut[1] => Equal22.IN2
EnOut[1] => Equal23.IN2
EnOut[2] => Equal0.IN2
EnOut[2] => Equal1.IN3
EnOut[2] => Equal2.IN3
EnOut[2] => Equal3.IN4
EnOut[2] => Equal4.IN0
EnOut[2] => Equal5.IN0
EnOut[2] => Equal6.IN0
EnOut[2] => Equal7.IN0
EnOut[2] => Equal8.IN2
EnOut[2] => Equal9.IN3
EnOut[2] => Equal10.IN3
EnOut[2] => Equal11.IN4
EnOut[2] => Equal12.IN1
EnOut[2] => Equal13.IN1
EnOut[2] => Equal14.IN1
EnOut[2] => Equal15.IN1
EnOut[2] => Equal16.IN2
EnOut[2] => Equal17.IN3
EnOut[2] => Equal18.IN3
EnOut[2] => Equal19.IN4
EnOut[2] => Equal20.IN1
EnOut[2] => Equal21.IN1
EnOut[2] => Equal22.IN1
EnOut[2] => Equal23.IN1
EnOut[3] => Equal0.IN1
EnOut[3] => Equal1.IN2
EnOut[3] => Equal2.IN2
EnOut[3] => Equal3.IN3
EnOut[3] => Equal4.IN2
EnOut[3] => Equal5.IN3
EnOut[3] => Equal6.IN3
EnOut[3] => Equal7.IN4
EnOut[3] => Equal8.IN0
EnOut[3] => Equal9.IN0
EnOut[3] => Equal10.IN0
EnOut[3] => Equal11.IN0
EnOut[3] => Equal12.IN0
EnOut[3] => Equal13.IN0
EnOut[3] => Equal14.IN0
EnOut[3] => Equal15.IN0
EnOut[3] => Equal16.IN1
EnOut[3] => Equal17.IN2
EnOut[3] => Equal18.IN2
EnOut[3] => Equal19.IN3
EnOut[3] => Equal20.IN2
EnOut[3] => Equal21.IN3
EnOut[3] => Equal22.IN3
EnOut[3] => Equal23.IN4
EnOut[4] => Equal0.IN0
EnOut[4] => Equal1.IN1
EnOut[4] => Equal2.IN1
EnOut[4] => Equal3.IN2
EnOut[4] => Equal4.IN1
EnOut[4] => Equal5.IN2
EnOut[4] => Equal6.IN2
EnOut[4] => Equal7.IN3
EnOut[4] => Equal8.IN1
EnOut[4] => Equal9.IN2
EnOut[4] => Equal10.IN2
EnOut[4] => Equal11.IN3
EnOut[4] => Equal12.IN2
EnOut[4] => Equal13.IN3
EnOut[4] => Equal14.IN3
EnOut[4] => Equal15.IN4
EnOut[4] => Equal16.IN0
EnOut[4] => Equal17.IN0
EnOut[4] => Equal18.IN0
EnOut[4] => Equal19.IN0
EnOut[4] => Equal20.IN0
EnOut[4] => Equal21.IN0
EnOut[4] => Equal22.IN0
EnOut[4] => Equal23.IN0
BusMuxOut[0] <= BusMuxOutTemp[0].DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[1] <= <GND>
BusMuxOut[2] <= <GND>
BusMuxOut[3] <= <GND>
BusMuxOut[4] <= <GND>
BusMuxOut[5] <= <GND>
BusMuxOut[6] <= <GND>
BusMuxOut[7] <= <GND>
BusMuxOut[8] <= <GND>
BusMuxOut[9] <= <GND>
BusMuxOut[10] <= <GND>
BusMuxOut[11] <= <GND>
BusMuxOut[12] <= <GND>
BusMuxOut[13] <= <GND>
BusMuxOut[14] <= <GND>
BusMuxOut[15] <= <GND>
BusMuxOut[16] <= <GND>
BusMuxOut[17] <= <GND>
BusMuxOut[18] <= <GND>
BusMuxOut[19] <= <GND>
BusMuxOut[20] <= <GND>
BusMuxOut[21] <= <GND>
BusMuxOut[22] <= <GND>
BusMuxOut[23] <= <GND>
BusMuxOut[24] <= <GND>
BusMuxOut[25] <= <GND>
BusMuxOut[26] <= <GND>
BusMuxOut[27] <= <GND>
BusMuxOut[28] <= <GND>
BusMuxOut[29] <= <GND>
BusMuxOut[30] <= <GND>
BusMuxOut[31] <= <GND>


