# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BFISA.srcs/sources_1/new/decoder.vhd" \
"../../../../BFISA.srcs/sources_1/new/register.vhd" \
"../../../../BFISA.srcs/sources_1/new/ISA_top.vhd" \
"../../../../BFISA.srcs/sim_1/imports/BFISA/ISA_top_tb.vhd" \

# Do not sort compile order
nosort
