
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.657717                       # Number of seconds simulated
sim_ticks                                1657716744500                       # Number of ticks simulated
final_tick                               1657716744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190745                       # Simulator instruction rate (inst/s)
host_op_rate                                   334304                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              632400864                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821560                       # Number of bytes of host memory used
host_seconds                                  2621.31                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           45120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       423178752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          423223872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72313216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72313216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6612168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6612873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1129894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1129894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              27218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          255278083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255305301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         27218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            27218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43622179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43622179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43622179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             27218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         255278083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            298927479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6612873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1129894                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6612873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1129894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              422145152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1078720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72306560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               423223872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72313216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  16855                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    88                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5466051                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            424122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            407601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            429113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            401165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            403219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            414485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            401093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            404892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           405793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           409629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           421341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           424757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           417660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           420933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72268                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1657700281500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6612873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1129894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6596018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  66296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  66290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  66285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5872908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.191973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.045909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.670877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5343040     90.98%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       388089      6.61%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31844      0.54%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15706      0.27%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10920      0.19%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10409      0.18%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12134      0.21%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8573      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52193      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5872908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.535417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.439705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.145498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58278     87.94%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7249     10.94%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          388      0.59%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          183      0.28%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           71      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           43      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           21      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           14      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.048802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.019526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31137     46.99%     46.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1035      1.56%     48.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33822     51.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              273      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66268                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 150914182250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            274589519750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32980090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22879.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41629.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       254.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    255.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1337082                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  515818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     214096.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22155449400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12088786875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25636462800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3688286400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         108273949680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         866980613115                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         234120428250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1272943976520                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.890157                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 384244429250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55354780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1218117034500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22243735080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12136958625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25812477600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3632752800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         108273949680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         863865881460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         236852649000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1272818404245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.814407                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 388454797250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55354780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1213906666500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3315433489                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3315433489                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12499794                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.835575                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281276909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12500818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.500680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         678121500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.835575                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187611726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187611726                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    209214781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209214781                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72062128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72062128                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281276909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281276909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281276909                       # number of overall hits
system.cpu.dcache.overall_hits::total       281276909                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12084388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12084388                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       416430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       416430                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12500818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12500818                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12500818                       # number of overall misses
system.cpu.dcache.overall_misses::total      12500818                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 678397146500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 678397146500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20221150000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20221150000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 698618296500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 698618296500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 698618296500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 698618296500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042552                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56138.312217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56138.312217                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48558.341138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48558.341138                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55885.806553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55885.806553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55885.806553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55885.806553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3207071                       # number of writebacks
system.cpu.dcache.writebacks::total           3207071                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12084388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12084388                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       416430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       416430                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12500818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12500818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12500818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12500818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 666312758500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 666312758500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19804720000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19804720000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 686117478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 686117478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 686117478500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 686117478500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55138.312217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55138.312217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47558.341138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47558.341138                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54885.806553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54885.806553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54885.806553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54885.806553                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             38006                       # number of replacements
system.cpu.icache.tags.tagsinuse           489.402660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677279427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17582.996106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   489.402660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.477932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.477932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677356465                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677356465                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677279427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677279427                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677279427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677279427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677279427                       # number of overall hits
system.cpu.icache.overall_hits::total       677279427                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        38519                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38519                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        38519                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        38519                       # number of overall misses
system.cpu.icache.overall_misses::total         38519                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    549178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    549178500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    549178500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    549178500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    549178500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    549178500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14257.340533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14257.340533                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14257.340533                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14257.340533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14257.340533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14257.340533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks        38006                       # number of writebacks
system.cpu.icache.writebacks::total             38006                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        38519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        38519                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        38519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        38519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        38519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        38519                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    510659500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    510659500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    510659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    510659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    510659500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    510659500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13257.340533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13257.340533                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13257.340533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13257.340533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13257.340533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13257.340533                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6708829                       # number of replacements
system.l2.tags.tagsinuse                 16165.162297                       # Cycle average of tags in use
system.l2.tags.total_refs                    17466809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6725164                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.597232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330835596500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3231.062777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.834954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12932.264566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.197208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.789323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986643                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3044                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997009                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32218730                       # Number of tag accesses
system.l2.tags.data_accesses                 32218730                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3207071                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3207071                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        38005                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            38005                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             204601                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204601                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           37814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37814                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5684049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5684049                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 37814                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5888650                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5926464                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                37814                       # number of overall hits
system.l2.overall_hits::cpu.data              5888650                       # number of overall hits
system.l2.overall_hits::total                 5926464                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           211829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              211829                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              705                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6400339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6400339                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 705                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6612168                       # number of demand (read+write) misses
system.l2.demand_misses::total                6612873                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                705                       # number of overall misses
system.l2.overall_misses::cpu.data            6612168                       # number of overall misses
system.l2.overall_misses::total               6612873                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17031763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17031763500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     55829000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55829000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 588503660000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 588503660000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      55829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  605535423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     605591252500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     55829000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 605535423500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    605591252500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3207071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3207071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        38005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        38005                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         416430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            416430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        38519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          38519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12084388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12084388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             38519                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12500818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12539337                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            38519                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12500818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12539337                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.508679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508679                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.018303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018303                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.529637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.529637                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.018303                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.528939                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527370                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.018303                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.528939                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527370                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80403.360730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80403.360730                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79190.070922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79190.070922                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91948.826461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91948.826461                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79190.070922                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91578.953151                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91577.632369                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79190.070922                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91578.953151                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91577.632369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1129894                       # number of writebacks
system.l2.writebacks::total                   1129894                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       468404                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        468404                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       211829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         211829                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          705                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6400339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6400339                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6612168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6612873                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6612168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6612873                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14913473500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14913473500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     48779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 524500270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 524500270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     48779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 539413743500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 539462522500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     48779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 539413743500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 539462522500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.508679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.018303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.529637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.529637                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.018303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.528939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527370                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.018303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.528939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527370                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70403.360730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70403.360730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69190.070922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69190.070922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81948.826461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81948.826461                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69190.070922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81578.953151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81577.632369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69190.070922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81578.953151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81577.632369                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6401044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1129894                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5466051                       # Transaction distribution
system.membus.trans_dist::ReadExReq            211829                       # Transaction distribution
system.membus.trans_dist::ReadExResp           211829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6401044                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19821691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19821691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19821691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    495537088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    495537088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               495537088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13208818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13208818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13208818                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17735460500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36889841250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25077137                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12537800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         581288                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       581288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12122907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4336965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        38005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14871658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         38519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12084388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       115043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37501430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37616473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4897536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1005304896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1010202432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6708829                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19248166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18666877     96.98%     96.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 581289      3.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19248166                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15783645500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          57778500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18751227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
