# do sim.do
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Copying C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:52:30 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:52:30 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -do "sim.do" 
# Start time: 21:52:30 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
add wave -position end  sim:/testbench/clock
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/FSM
add wave -position end  sim:/testbench/d_in
add wave -position end  sim:/testbench/counter
add wave -position end  sim:/testbench/file_ORIGEM
# Drop insertion failed: sim:/testbench/file_ORIGEM
# (vsim-4027) Logging is not supported for this item: /testbench/file_ORIGEM 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_28-Leitura/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:53:11 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:53:11 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:53:12 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
add wave -position end  sim:/testbench/clock
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/FSM
add wave -position end  sim:/testbench/d_in
add wave -position end  sim:/testbench/counter
add wave -position end  sim:/testbench/file_ORIGEM
# Drop insertion failed: sim:/testbench/file_ORIGEM
# (vsim-4027) Logging is not supported for this item: /testbench/file_ORIGEM 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_28-Leitura/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:54:13 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:54:14 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:54:14 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:55:50 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:55:50 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:55:51 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:56:36 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:56:36 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:56:36 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_28-Leitura/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:57:55 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:57:55 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:57:56 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
# ** Fatal: (vsim-3421) Value 4 for counter is out of range 0 to 3.
#    Time: 140 ns  Iteration: 0  Process: /testbench/line__32 File: testbench.vhd
# Fatal error in Process line__32 at testbench.vhd line 50
# 
# HDL call sequence:
# Stopped at testbench.vhd 50 Process line__32
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 21:59:04 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 21:59:04 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:59:04 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 22:01:07 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 22:01:08 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:01:08 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 22:02:03 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 22:02:03 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:02:04 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 22:02:54 on Nov 05,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# End time: 22:02:54 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:02:55 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(testbench)
