
---------- Begin Simulation Statistics ----------
final_tick                               232666303500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 369616                       # Simulator instruction rate (inst/s)
host_mem_usage                                8496404                       # Number of bytes of host memory used
host_op_rate                                   430701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.68                       # Real time elapsed on the host
host_tick_rate                              847048949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101525559                       # Number of instructions simulated
sim_ops                                     118304287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.232666                       # Number of seconds simulated
sim_ticks                                232666303500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.604586                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17049586                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17117270                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17116980                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             138                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses.
system.cpu.branchPred.lookups                17118033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     298                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   101525559                       # Number of instructions committed
system.cpu.committedOps                     118304287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.583404                       # CPI: cycles per instruction
system.cpu.dcache.prefetcher.num_hwpf_issued     32280672                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       125290                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     32555450                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull        62596                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        780658                       # number of prefetches that crossed the page
system.cpu.discardedOps                        331048                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                 29                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           34559324                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17107349                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            66342                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions           17039804                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       231412744                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.218178                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        465332607                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  33      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                67838720     57.34%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     1      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc          16777216     14.18%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     13      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    15      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::MemRead               33621209     28.42%     99.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67042      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                118304287                       # Class of committed instruction
system.cpu.tickCycles                       233919863                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             2821                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                2821                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   803                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48143887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96290190                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              7                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13043                       # Transaction distribution
system.membus.trans_dist::ReadExReq                50                       # Transaction distribution
system.membus.trans_dist::ReadExResp               50                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13043                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       837952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  837952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13094                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13094    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13094                       # Request fanout histogram
system.membus.respLayer1.occupancy           69116381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            16257915                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48080728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48075090                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48080193                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    144435256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             144436493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3085721856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3085766784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4602                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         48150905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48150891    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           48150905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63742748911                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       72218651000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            31.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            802500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             16603990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher     31531865                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48135902                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data            16603990                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher     31531865                       # number of overall hits
system.l2.overall_hits::total                48135902                       # number of overall hits
system.l2.demand_misses::.cpu.inst                488                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         8395                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10400                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               488                       # number of overall misses
system.l2.overall_misses::.cpu.data              1517                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         8395                       # number of overall misses
system.l2.overall_misses::total                 10400                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    121691000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    699789922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        858257422                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36776500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    121691000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    699789922                       # number of overall miss cycles
system.l2.overall_miss_latency::total       858257422                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16605507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher     31540260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48146302                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16605507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher     31540260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48146302                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.912150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.000266                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000216                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.912150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.000266                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000216                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75361.680328                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80218.193804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 83357.941870                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82524.752115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75361.680328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80218.193804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 83357.941870                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82524.752115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         8386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         8386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    106521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    615548434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    753965934                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    106521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    615548434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    192336958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    946302892                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.000266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000216                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.000266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000272                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65361.680328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70218.193804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73401.911996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72559.516312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65361.680328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70218.193804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73401.911996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71183.182087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72275.482472                       # average overall mshr miss latency
system.l2.replacements                              7                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68637                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68637                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68637                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68637                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2702                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2702                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    192336958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    192336958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71183.182087                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71183.182087                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             65524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65524                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.000762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        88470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        88470                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3923500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3923500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.000762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        78470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        78470                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          488                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              488                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.912150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75361.680328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75361.680328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31896500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31896500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65361.680328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65361.680328                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      16538466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher     31531865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          48070331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         8395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    117267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    699789922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    817057422                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     16539933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher     31540260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48080193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.000266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79936.946149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 83357.941870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82849.059217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         8386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    102597500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    615548434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    718145934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.000266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69936.946149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 73401.911996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72886.017863                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8887.659855                       # Cycle average of tags in use
system.l2.tags.total_refs                    96292875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13095                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   7353.407789                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.997961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       347.825927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       975.180518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  6091.580714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1472.074735                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.371801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.089848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.542460                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11087                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        10776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1799                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.676697                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.122131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 770334559                       # Number of tag accesses
system.l2.tags.data_accesses                770334559                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          97088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       536704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       172928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             837952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31232                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         8386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         2702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13093                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            134235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            417284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      2306754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       743245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3601519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       134235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           134235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           134235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           417284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      2306754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       743245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3601519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      8386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000649498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               85798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13093                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    178203193                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               423696943                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13610.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32360.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.711644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.774877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.066924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1734     43.33%     43.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039     25.96%     69.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          784     19.59%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           99      2.47%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      1.50%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      1.00%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      1.10%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           63      1.57%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          139      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4002                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 837952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  837952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  232666201000                       # Total gap between requests
system.mem_ctrls.avgGap                   17770274.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        97088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       536704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       172928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 134235.166546151799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 417284.318955967785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 2306754.316918091848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 743244.713130537188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         8386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         2702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11914244                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44343404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    261274756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    106164539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24414.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29230.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     31156.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     39291.10                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14679840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7783545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47445300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18366057840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5598531450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      84629307840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       108663805815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.037144                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 219960279516                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7769060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4936963984                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13951560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7404045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            46038720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18366057840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5628321930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84604221120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       108665995215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.046554                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 219894912764                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7769060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5002330736                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     50590652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50590652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     50590652                       # number of overall hits
system.cpu.icache.overall_hits::total        50590652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38619500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38619500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38619500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38619500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     50591187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50591187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     50591187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50591187                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72185.981308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72185.981308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72185.981308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72185.981308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.icache.writebacks::total               167                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38084500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38084500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38084500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38084500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71185.981308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71185.981308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71185.981308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71185.981308                       # average overall mshr miss latency
system.cpu.icache.replacements                    167                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     50590652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50590652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     50591187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50591187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72185.981308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72185.981308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38084500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38084500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71185.981308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71185.981308                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.978818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50591187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          94562.966355                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.978818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101182909                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101182909                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17151441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17151441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17151441                       # number of overall hits
system.cpu.dcache.overall_hits::total        17151441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16668051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16668051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16668051                       # number of overall misses
system.cpu.dcache.overall_misses::total      16668051                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 217267508500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 217267508500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 217267508500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 217267508500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33819492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33819492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33819492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33819492                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.492853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.492853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.492853                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.492853                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13034.967826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13034.967826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13034.967826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13034.967826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1443491                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             97824                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.756001                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches          31447560                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        68637                       # number of writebacks
system.cpu.dcache.writebacks::total             68637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62546                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16605505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16605505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16605505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher     31540260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     48145765                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 199993748000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 199993748000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 199993748000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 378661854704                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 578655602704                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.491004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.491004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.491004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     1.423610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12043.822094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12043.822094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12043.822094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12005.666875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12018.826634                       # average overall mshr miss latency
system.cpu.dcache.replacements               48143720                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17150079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17150079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     16602402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16602402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 216406526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 216406526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33752481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33752481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.491887                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.491887                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13034.651643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13034.651643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     16539932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16539932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 199203019500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 199203019500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.490036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.490036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12043.762907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12043.762907                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    860681500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    860681500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.979688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.979688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13111.550356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13111.550356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    790697500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    790697500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.978628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.978628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12058.462453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12058.462453                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher     31540260                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total     31540260                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 378661854704                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 378661854704                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12005.666875                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12005.666875                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            6                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       300500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       300500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.857143                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.857143                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 50083.333333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 50083.333333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            5                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            5                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        31000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        31000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        31000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        31000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        99500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        99500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        49750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        49750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        97500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        97500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        48750                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        48750                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2045.539013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65297240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          48145768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.356240                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1369.371675                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   676.167338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.668639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.330160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          688                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.335938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115784820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115784820                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 232666303500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
