encode|direct|bits void,Void0|Mth|Nm1,METHOD_NAME void,Void0|Mth|Prm|VDID0,v void,Void0|Mth|Prm|Prim1,int METHOD_NAME,Nm1|Mth|Prm|VDID0,v METHOD_NAME,Nm1|Mth|Prm|Prim1,int METHOD_NAME,Nm1|Mth|Prm|VDID0,num|total|bits METHOD_NAME,Nm1|Mth|Prm|Prim1,int v,VDID0|Prm|Prim1,int v,VDID0|Prm|Mth|Prm|VDID0,num|total|bits v,VDID0|Prm|Mth|Prm|Prim1,int v,VDID0|Prm|Mth|Cls3,io|exception int,Prim1|Prm|Mth|Prm|VDID0,num|total|bits int,Prim1|Prm|Mth|Prm|Prim1,int int,Prim1|Prm|Mth|Cls3,io|exception num|total|bits,VDID0|Prm|Prim1,int num|total|bits,VDID0|Prm|Mth|Cls3,io|exception num|total|bits,VDID0|Prm|Mth|Bk|For|Geq|Nm0,i num|total|bits,VDID0|Prm|Mth|Bk|For|Geq|IntEx1,0 num|total|bits,VDID0|Prm|Mth|Bk|For|VDE|Prim0,int num|total|bits,VDID0|Prm|Mth|Bk|For|VDE|VD|VDID0,i num|total|bits,VDID0|Prm|Mth|Bk|For|VDE|VD|Minus|Nm0,num|total|bits num|total|bits,VDID0|Prm|Mth|Bk|For|VDE|VD|Minus|IntEx1,1 num|total|bits,VDID0|Prm|Mth|Bk|For|PosDec|Nm0,i num|total|bits,VDID0|Prm|Mth|Bk|For|Bk|Ex|AsRUS0|Nm0,range num|total|bits,VDID0|Prm|Mth|Bk|For|Bk|Ex|AsRUS0|IntEx1,1 num|total|bits,VDID0|Prm|Mth|Bk|For|Bk|If|Eq|IntEx1,1 num|total|bits,VDID0|Prm|Mth|Bk|For|Bk|If|Eq|IntEx1,0 int,Prim1|Prm|Mth|Cls3,io|exception int,Prim1|Prm|Mth|Bk|For|Geq|Nm0,i int,Prim1|Prm|Mth|Bk|For|Geq|IntEx1,0 int,Prim1|Prm|Mth|Bk|For|VDE|Prim0,int int,Prim1|Prm|Mth|Bk|For|VDE|VD|VDID0,i int,Prim1|Prm|Mth|Bk|For|VDE|VD|Minus|Nm0,num|total|bits int,Prim1|Prm|Mth|Bk|For|VDE|VD|Minus|IntEx1,1 int,Prim1|Prm|Mth|Bk|For|PosDec|Nm0,i int,Prim1|Prm|Mth|Bk|For|Bk|Ex|AsRUS0|Nm0,range int,Prim1|Prm|Mth|Bk|For|Bk|Ex|AsRUS0|IntEx1,1 int,Prim1|Prm|Mth|Bk|For|Bk|If|Eq|IntEx1,1 int,Prim1|Prm|Mth|Bk|For|Bk|If|Eq|IntEx1,0 io|exception,Cls3|Mth|Bk|For|Geq|Nm0,i io|exception,Cls3|Mth|Bk|For|Geq|IntEx1,0 io|exception,Cls3|Mth|Bk|For|VDE|Prim0,int io|exception,Cls3|Mth|Bk|For|VDE|VD|VDID0,i io|exception,Cls3|Mth|Bk|For|VDE|VD|Minus|Nm0,num|total|bits io|exception,Cls3|Mth|Bk|For|VDE|VD|Minus|IntEx1,1 io|exception,Cls3|Mth|Bk|For|PosDec|Nm0,i io|exception,Cls3|Mth|Bk|For|Bk|Ex|AsRUS0|Nm0,range io|exception,Cls3|Mth|Bk|For|Bk|Ex|AsRUS0|IntEx1,1 io|exception,Cls3|Mth|Bk|For|Bk|If|Eq|IntEx1,1 io|exception,Cls3|Mth|Bk|For|Bk|If|Ex|AsP0|Nm0,low io|exception,Cls3|Mth|Bk|For|Bk|If|Ex|AsP0|Nm1,range io|exception,Cls3|Mth|Bk|For|Bk|If|Eq|IntEx1,0 i,Nm0|Geq|IntEx1,0 i,Nm0|Geq|For|VDE|Prim0,int i,Nm0|Geq|For|VDE|VD|VDID0,i i,Nm0|Geq|For|VDE|VD|Minus|Nm0,num|total|bits i,Nm0|Geq|For|VDE|VD|Minus|IntEx1,1 i,Nm0|Geq|For|PosDec|Nm0,i 0,IntEx1|Geq|For|VDE|Prim0,int 0,IntEx1|Geq|For|VDE|VD|VDID0,i 0,IntEx1|Geq|For|VDE|VD|Minus|Nm0,num|total|bits 0,IntEx1|Geq|For|VDE|VD|Minus|IntEx1,1 0,IntEx1|Geq|For|PosDec|Nm0,i int,Prim0|VDE|VD|VDID0,i int,Prim0|VDE|VD|Minus|Nm0,num|total|bits int,Prim0|VDE|VD|Minus|IntEx1,1 int,Prim0|VDE|For|PosDec|Nm0,i int,Prim0|VDE|For|Bk|Ex|AsRUS0|Nm0,range int,Prim0|VDE|For|Bk|Ex|AsRUS0|IntEx1,1 int,Prim0|VDE|For|Bk|If|Eq|Enc|BinAnd|IntEx1,1 int,Prim0|VDE|For|Bk|If|Eq|IntEx1,1 int,Prim0|VDE|For|Bk|If|Ex|AsP0|Nm0,low int,Prim0|VDE|For|Bk|If|Ex|AsP0|Nm1,range int,Prim0|VDE|For|Bk|If|Eq|Enc|BinAnd|Nm0,range int,Prim0|VDE|For|Bk|If|Eq|IntEx1,0 int,Prim0|VDE|For|Bk|If|Bk|Ex|AsLS0|Nm0,range int,Prim0|VDE|For|Bk|If|Bk|Ex|AsLS0|IntEx1,<NUM> int,Prim0|VDE|For|Bk|If|Bk|Ex|Cal0|Nm1,shift|low i,VDID0|VD|Minus|Nm0,num|total|bits i,VDID0|VD|Minus|IntEx1,1 i,VDID0|VD|VDE|For|PosDec|Nm0,i i,VDID0|VD|VDE|For|Bk|Ex|AsRUS0|Nm0,range i,VDID0|VD|VDE|For|Bk|Ex|AsRUS0|IntEx1,1 i,VDID0|VD|VDE|For|Bk|If|Eq|IntEx1,1 i,VDID0|VD|VDE|For|Bk|If|Ex|AsP0|Nm0,low i,VDID0|VD|VDE|For|Bk|If|Ex|AsP0|Nm1,range i,VDID0|VD|VDE|For|Bk|If|Eq|IntEx1,0 num|total|bits,Nm0|Minus|IntEx1,1 num|total|bits,Nm0|Minus|VD|VDE|For|PosDec|Nm0,i num|total|bits,Nm0|Minus|VD|VDE|For|Bk|Ex|AsRUS0|Nm0,range num|total|bits,Nm0|Minus|VD|VDE|For|Bk|Ex|AsRUS0|IntEx1,1 num|total|bits,Nm0|Minus|VD|VDE|For|Bk|If|Eq|IntEx1,1 num|total|bits,Nm0|Minus|VD|VDE|For|Bk|If|Eq|IntEx1,0 1,IntEx1|Minus|VD|VDE|For|PosDec|Nm0,i 1,IntEx1|Minus|VD|VDE|For|Bk|Ex|AsRUS0|Nm0,range 1,IntEx1|Minus|VD|VDE|For|Bk|Ex|AsRUS0|IntEx1,1 1,IntEx1|Minus|VD|VDE|For|Bk|If|Eq|IntEx1,1 1,IntEx1|Minus|VD|VDE|For|Bk|If|Eq|IntEx1,0 i,Nm0|PosDec|For|Bk|Ex|AsRUS0|Nm0,range i,Nm0|PosDec|For|Bk|Ex|AsRUS0|IntEx1,1 i,Nm0|PosDec|For|Bk|If|Eq|Enc|BinAnd|IntEx1,1 i,Nm0|PosDec|For|Bk|If|Eq|IntEx1,1 i,Nm0|PosDec|For|Bk|If|Ex|AsP0|Nm0,low i,Nm0|PosDec|For|Bk|If|Ex|AsP0|Nm1,range i,Nm0|PosDec|For|Bk|If|Eq|Enc|BinAnd|Nm0,range i,Nm0|PosDec|For|Bk|If|Eq|IntEx1,0 i,Nm0|PosDec|For|Bk|If|Bk|Ex|AsLS0|Nm0,range i,Nm0|PosDec|For|Bk|If|Bk|Ex|AsLS0|IntEx1,<NUM> i,Nm0|PosDec|For|Bk|If|Bk|Ex|Cal0|Nm1,shift|low range,Nm0|AsRUS|IntEx1,1 range,Nm0|AsRUS|Ex|Bk|If|Eq|Enc|BinAnd|IntEx1,1 range,Nm0|AsRUS|Ex|Bk|If|Eq|IntEx1,1 range,Nm0|AsRUS|Ex|Bk|If|Ex|AsP0|Nm0,low range,Nm0|AsRUS|Ex|Bk|If|Ex|AsP0|Nm1,range range,Nm0|AsRUS|Ex|Bk|If|Eq|Enc|BinAnd|Nm0,range range,Nm0|AsRUS|Ex|Bk|If|Eq|IntEx1,0 range,Nm0|AsRUS|Ex|Bk|If|Bk|Ex|AsLS0|Nm0,range range,Nm0|AsRUS|Ex|Bk|If|Bk|Ex|AsLS0|IntEx1,<NUM> range,Nm0|AsRUS|Ex|Bk|If|Bk|Ex|Cal0|Nm1,shift|low 1,IntEx1|AsRUS|Ex|Bk|If|Eq|Enc|BinAnd|IntEx1,1 1,IntEx1|AsRUS|Ex|Bk|If|Eq|IntEx1,1 1,IntEx1|AsRUS|Ex|Bk|If|Ex|AsP0|Nm0,low 1,IntEx1|AsRUS|Ex|Bk|If|Ex|AsP0|Nm1,range 1,IntEx1|AsRUS|Ex|Bk|If|Eq|Enc|BinAnd|Nm0,range 1,IntEx1|AsRUS|Ex|Bk|If|Eq|IntEx1,0 1,IntEx1|AsRUS|Ex|Bk|If|Bk|Ex|AsLS0|Nm0,range 1,IntEx1|AsRUS|Ex|Bk|If|Bk|Ex|AsLS0|IntEx1,<NUM> 1,IntEx1|AsRUS|Ex|Bk|If|Bk|Ex|Cal0|Nm1,shift|low v,Nm0|RUS|Nm1,i v,Nm0|RUS|Enc|BinAnd|IntEx1,1 v,Nm0|RUS|Enc|BinAnd|Enc|Eq|IntEx1,1 i,Nm1|RUS|Enc|BinAnd|IntEx1,1 i,Nm1|RUS|Enc|BinAnd|Enc|Eq|IntEx1,1 1,IntEx1|BinAnd|Enc|Eq|IntEx1,1 1,IntEx1|BinAnd|Enc|Eq|If|Ex|AsP0|Nm0,low 1,IntEx1|BinAnd|Enc|Eq|If|Ex|AsP0|Nm1,range 1,IntEx1|BinAnd|Enc|Eq|If|Bk|If|Eq|IntEx1,0 1,IntEx1|Eq|If|Ex|AsP0|Nm0,low 1,IntEx1|Eq|If|Ex|AsP0|Nm1,range 1,IntEx1|Eq|If|Bk|If|Eq|Enc|BinAnd|Nm0,range 1,IntEx1|Eq|If|Bk|If|Eq|IntEx1,0 1,IntEx1|Eq|If|Bk|If|Bk|Ex|AsLS0|Nm0,range 1,IntEx1|Eq|If|Bk|If|Bk|Ex|AsLS0|IntEx1,<NUM> 1,IntEx1|Eq|If|Bk|If|Bk|Ex|Cal0|Nm1,shift|low low,Nm0|AsP|Nm1,range low,Nm0|AsP|Ex|If|Bk|If|Eq|IntEx1,0 range,Nm1|AsP|Ex|If|Bk|If|Eq|IntEx1,0 range,Nm0|BinAnd|Fld1|Nm0,encoder range,Nm0|BinAnd|Fld1|Nm2,k|top|mask range,Nm0|BinAnd|Enc|Eq|IntEx1,0 range,Nm0|BinAnd|Enc|Eq|If|Bk|Ex|AsLS0|Nm0,range range,Nm0|BinAnd|Enc|Eq|If|Bk|Ex|AsLS0|IntEx1,<NUM> range,Nm0|BinAnd|Enc|Eq|If|Bk|Ex|Cal0|Nm1,shift|low encoder,Nm0|Fld|Nm2,k|top|mask encoder,Nm0|Fld|BinAnd|Enc|Eq|IntEx1,0 k|top|mask,Nm2|Fld|BinAnd|Enc|Eq|IntEx1,0 0,IntEx1|Eq|If|Bk|Ex|AsLS0|Nm0,range 0,IntEx1|Eq|If|Bk|Ex|AsLS0|IntEx1,<NUM> 0,IntEx1|Eq|If|Bk|Ex|Cal0|Nm1,shift|low range,Nm0|AsLS|IntEx1,<NUM> range,Nm0|AsLS|Ex|Bk|Ex|Cal0|Nm1,shift|low <NUM>,IntEx1|AsLS|Ex|Bk|Ex|Cal0|Nm1,shift|low                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
