Available native events and hardware information.
--------------------------------------------------------------------------------
PAPI Version             : 5.3.0.0
Vendor string and code   : GenuineIntel (1)
Model string and code    : Intel(R) Xeon(R) CPU E5-2697 v2 @ 2.70GHz (62)
CPU Revision             : 4.000000
CPUID Info               : Family: 6  Model: 62  Stepping: 4
CPU Max Megahertz        : 2701
CPU Min Megahertz        : 1200
Hdw Threads per core     : 2
Cores per Socket         : 12
Sockets                  : 2
NUMA Nodes               : 2
CPUs per Node            : 24
Total CPUs               : 48
Running in a VM          : no
Number Hardware Counters : 11
Max Multiplex Counters   : 64
--------------------------------------------------------------------------------

===============================================================================
 Native Events in Component: perf_event
===============================================================================
| ix86arch::UNHALTED_CORE_CYCLES                                               |
|            count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::INSTRUCTION_RETIRED                                                |
|            count the number of instructions at retirement. For instructions t|
|            hat consists of multiple micro-ops, this event counts the retireme|
|            nt of the last micro-op of the instruction                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::UNHALTED_REFERENCE_CYCLES                                          |
|            count reference clock cycles while the clock signal on the specifi|
|            c core is running. The reference clock operates at a fixed frequen|
|            cy, irrespective of core freqeuncy changes due to performance stat|
|            e transitions                                                     |
--------------------------------------------------------------------------------
| ix86arch::LLC_REFERENCES                                                     |
|            count each request originating from the core to reference a cache |
|            line in the last level cache. The count may include speculation, b|
|            ut excludes cache line fills due to hardware prefetch             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::LLC_MISSES                                                         |
|            count each cache miss condition for references to the last level c|
|            ache. The event count may include speculation, but excludes cache |
|            line fills due to hardware prefetch                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::BRANCH_INSTRUCTIONS_RETIRED                                        |
|            count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::MISPREDICTED_BRANCH_RETIRED                                        |
|            count mispredicted branch instructions at retirement. Specifically|
|            , this event counts at retirement of the last micro-op of a branch|
|             instruction in the architectural path of the execution and experi|
|            enced misprediction in the branch prediction hardware             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CPU_CYCLES                                               |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CYCLES                                                                 |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CPU-CYCLES                                                             |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_INSTRUCTIONS                                             |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::INSTRUCTIONS                                                           |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_REFERENCES                                         |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::CACHE-REFERENCES                                                       |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_MISSES                                             |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::CACHE-MISSES                                                           |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                      |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCH-INSTRUCTIONS                                                    |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCHES                                                               |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_MISSES                                            |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-MISSES                                                          |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BUS_CYCLES                                               |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::BUS-CYCLES                                                             |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                                  |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-FRONTEND                                                |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-FRONTEND                                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-BACKEND                                                 |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-BACKEND                                                    |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_REF_CPU_CYCLES                                           |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::REF-CYCLES                                                             |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_CLOCK                                                |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::CPU-CLOCK                                                              |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_TASK_CLOCK                                               |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::TASK-CLOCK                                                             |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS                                              |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PAGE-FAULTS                                                            |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::FAULTS                                                                 |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CONTEXT_SWITCHES                                         |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CONTEXT-SWITCHES                                                       |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CS                                                                     |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_MIGRATIONS                                           |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::CPU-MIGRATIONS                                                         |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::MIGRATIONS                                                             |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MIN                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::MINOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::MAJOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1D                                                |
|            L1 data cache                                                     |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOADS                                                        |
|            L1 cache load accesses                                            |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOAD-MISSES                                                  |
|            L1 cache load misses                                              |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORES                                                       |
|            L1 cache store accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORE-MISSES                                                 |
|            L1 cache store misses                                             |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCHES                                                   |
|            L1 cache prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCH-MISSES                                              |
|            L1 cache prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1I                                                |
|            L1 instruction cache                                              |
|     :READ                                                                    |
|            read access                                                       |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOADS                                                        |
|            L1I cache load accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOAD-MISSES                                                  |
|            L1I cache load misses                                             |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCHES                                                   |
|            L1I cache prefetch accesses                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCH-MISSES                                              |
|            L1I cache prefetch misses                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_LL                                                 |
|            Last level cache                                                  |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::LLC-LOADS                                                              |
|            Last level cache load accesses                                    |
--------------------------------------------------------------------------------
| perf::LLC-LOAD-MISSES                                                        |
|            Last level cache load misses                                      |
--------------------------------------------------------------------------------
| perf::LLC-STORES                                                             |
|            Last level cache store accesses                                   |
--------------------------------------------------------------------------------
| perf::LLC-STORE-MISSES                                                       |
|            Last level cache store misses                                     |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCHES                                                         |
|            Last level cache prefetch accesses                                |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCH-MISSES                                                    |
|            Last level cache prefetch misses                                  |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_DTLB                                               |
|            Data Translation Lookaside Buffer                                 |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::DTLB-LOADS                                                             |
|            Data TLB load accesses                                            |
--------------------------------------------------------------------------------
| perf::DTLB-LOAD-MISSES                                                       |
|            Data TLB load misses                                              |
--------------------------------------------------------------------------------
| perf::DTLB-STORES                                                            |
|            Data TLB store accesses                                           |
--------------------------------------------------------------------------------
| perf::DTLB-STORE-MISSES                                                      |
|            Data TLB store misses                                             |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCHES                                                        |
|            Data TLB prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCH-MISSES                                                   |
|            Data TLB prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_ITLB                                               |
|            Instruction Translation Lookaside Buffer                          |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::ITLB-LOADS                                                             |
|            Instruction TLB load accesses                                     |
--------------------------------------------------------------------------------
| perf::ITLB-LOAD-MISSES                                                       |
|            Instruction TLB load misses                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_BPU                                                |
|            Branch Prediction Unit                                            |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-LOADS                                                           |
|            Branch  load accesses                                             |
--------------------------------------------------------------------------------
| perf::BRANCH-LOAD-MISSES                                                     |
|            Branch  load misses                                               |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_NODE                                               |
|            Node memory access                                                |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::NODE-LOADS                                                             |
|            Node  load accesses                                               |
--------------------------------------------------------------------------------
| perf::NODE-LOAD-MISSES                                                       |
|            Node  load misses                                                 |
--------------------------------------------------------------------------------
| perf::NODE-STORES                                                            |
|            Node  store accesses                                              |
--------------------------------------------------------------------------------
| perf::NODE-STORE-MISSES                                                      |
|            Node  store misses                                                |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCHES                                                        |
|            Node  prefetch accesses                                           |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCH-MISSES                                                   |
|            Node  prefetch misses                                             |
--------------------------------------------------------------------------------
| ARITH                                                                        |
|            Counts arithmetic multiply operations                             |
|     :FPU_DIV_ACTIVE                                                          |
|            Cycles that the divider is active, includes integer and floating p|
|            oint                                                              |
|     :FPU_DIV                                                                 |
|            Number of cycles the divider is activated, includes integer and fl|
|            oating point                                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BACLEARS                                                                     |
|            Branch resteered                                                  |
|     :ANY                                                                     |
|            Counts the number of times the front end is resteered, mainly when|
|             the BPU cannot provide a correct prediction and this is corrected|
|             by other branch handling mechanisms at the front end             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_EXEC                                                                 |
|            Branch instructions executed                                      |
|     :NONTAKEN_COND                                                           |
|            All macro conditional non-taken branch instructions               |
|     :TAKEN_COND                                                              |
|            All macro conditional taken branch instructions                   |
|     :TAKEN_DIRECT_JUMP                                                       |
|            All macro unconditional taken branch instructions, excluding calls|
|             and indirects                                                    |
|     :NONTAKEN_INDIRECT_JUMP_NON_CALL_RET                                     |
|            All non-taken indirect branches that are not calls nor returns    |
|     :TAKEN_INDIRECT_JUMP_NON_CALL_RET                                        |
|            All taken indirect branches that are not calls nor returns        |
|     :TAKEN_NEAR_RETURN                                                       |
|            All taken indirect branches that have a return mnemonic           |
|     :TAKEN_DIRECT_NEAR_CALL                                                  |
|            All taken non-indirect calls                                      |
|     :TAKEN_INDIRECT_NEAR_CALL                                                |
|            All taken indirect calls, including both register and memory indir|
|            ect                                                               |
|     :ALL_BRANCHES                                                            |
|            All near executed branches instructions (not necessarily retired) |
|     :ALL_COND                                                                |
|            All macro conditional branch instructions                         |
|     :ANY_COND                                                                |
|            All macro conditional branch instructions                         |
|     :ANY_INDIRECT_JUMP_NON_CALL_RET                                          |
|            All indirect branches that are not calls nor returns              |
|     :ANY_DIRECT_NEAR_CALL                                                    |
|            All non-indirect calls                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_RETIRED                                                              |
|            Retired branch instructions                                       |
|     :ALL_BRANCHES                                                            |
|            All taken and not taken macro branches including far branches (Pre|
|            cise Event)                                                       |
|     :COND                                                                    |
|            All taken and not taken macro conditional branch instructions (Pre|
|            cise Event)                                                       |
|     :FAR_BRANCH                                                              |
|            Number of far branch instructions retired (Precise Event)         |
|     :NEAR_CALL                                                               |
|            All macro direct and indirect near calls, does not count far calls|
|             (Precise Event)                                                  |
|     :NEAR_RETURN                                                             |
|            Number of near ret instructions retired (Precise Event)           |
|     :NEAR_TAKEN                                                              |
|            Number of near branch taken instructions retired (Precise Event)  |
|     :NOT_TAKEN                                                               |
|            All not taken macro branch instructions retired (Precise Event)   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_MISP_EXEC                                                                 |
|            Mispredicted branches executed                                    |
|     :NONTAKEN_COND                                                           |
|            All non-taken mispredicted macro conditional branch instructions  |
|     :TAKEN_COND                                                              |
|            All taken mispredicted macro conditional branch instructions      |
|     :TAKEN_INDIRECT_JUMP_NON_CALL_RET                                        |
|            All taken mispredicted indirect branches that are not calls nor re|
|            turns                                                             |
|     :TAKEN_NEAR_RETURN                                                       |
|            All taken mispredicted indirect branches that have a return mnemon|
|            ic                                                                |
|     :TAKEN_DIRECT_NEAR_CALL                                                  |
|            All taken mispredicted non-indirect calls                         |
|     :TAKEN_INDIRECT_NEAR_CALL                                                |
|            All taken mispredicted indirect calls, including both register and|
|             memory indirect                                                  |
|     :ANY_COND                                                                |
|            All mispredicted macro conditional branch instructions            |
|     :ANY_RETURN_NEAR                                                         |
|            All mispredicted indirect branches that have a return mnemonic    |
|     :ANY_DIRECT_NEAR_CALL                                                    |
|            All mispredicted non-indirect calls                               |
|     :ANY_INDIRECT_JUMP_NON_CALL_RET                                          |
|            All mispredicted indirect branches that are not calls nor returns |
|     :ALL_BRANCHES                                                            |
|            All mispredicted branch instructions                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_MISP_RETIRED                                                              |
|            Mispredicted retired branches                                     |
|     :ALL_BRANCHES                                                            |
|            All mispredicted macro branches (Precise Event)                   |
|     :COND                                                                    |
|            All mispredicted macro conditional branch instructions (Precise Ev|
|            ent)                                                              |
|     :CONDITIONAL                                                             |
|            All mispredicted macro conditional branch instructions (Precise Ev|
|            ent)                                                              |
|     :NEAR_TAKEN                                                              |
|            Number of branch instructions retired that were mispredicted and t|
|            aken (Precise Event)                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BRANCH_INSTRUCTIONS_RETIRED                                                  |
|            Count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MISPREDICTED_BRANCH_RETIRED                                                  |
|            Count mispredicted branch instructions at retirement. Specifically|
|            , this event counts at retirement of the last micro-op of a branch|
|             instruction in the architectural path of the execution and experi|
|            enced misprediction in the branch prediction hardware             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOCK_CYCLES                                                                  |
|            Locked cycles in L1D and L2                                       |
|     :SPLIT_LOCK_UC_LOCK_DURATION                                             |
|            Cycles in which the L1D and L2 are locked, due to a UC lock or spl|
|            it lock                                                           |
|     :CACHE_LOCK_DURATION                                                     |
|            Cycles in which the L1D is locked                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CPL_CYCLES                                                                   |
|            Unhalted core cycles at a specific ring level                     |
|     :RING0                                                                   |
|            Unhalted core cycles the thread was in ring 0                     |
|     :RING0_TRANS                                                             |
|            Transitions from rings 1, 2, or 3 to ring 0                       |
|     :RING123                                                                 |
|            Unhalted core cycles the thread was in rings 1, 2, or 3           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CPU_CLK_UNHALTED                                                             |
|            Cycles when processor is not in halted state                      |
|     :REF_P                                                                   |
|            Cycles when the core is unhalted (count at 100 Mhz)               |
|     :REF_XCLK                                                                |
|            Cycles when the core is unhalted (count at 100 Mhz)               |
|     :THREAD_P                                                                |
|            Cycles when thread is not halted                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DSB2MITE_SWITCHES                                                            |
|            Number of DSB to MITE switches                                    |
|     :COUNT                                                                   |
|            Number of DSB to MITE switches                                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DSB_FILL                                                                     |
|            DSB fills                                                         |
|     :EXCEED_DSB_LINES                                                        |
|            DSB Fill encountered > 3 DSB lines                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_LOAD_MISSES                                                             |
|            Data TLB load misses                                              |
|     :MISS_CAUSES_A_WALK                                                      |
|            Demand load miss in all TLB levels which causes a page walk of any|
|             page size                                                        |
|     :WALK_COMPLETED                                                          |
|            Demand load miss in all TLB levels which causes a page walk that c|
|            ompletes for any page size                                        |
|     :WALK_DURATION                                                           |
|            Cycles PMH is busy with a walk due to demand loads                |
|     :DEMAND_LD_MISS_CAUSES_A_WALK                                            |
|            Demand load miss in all TLB levels which causes a page walk of any|
|             page size                                                        |
|     :DEMAND_LD_WALK_COMPLETED                                                |
|            Demand load miss in all TLB levels which causes a page walk that c|
|            ompletes for any page size                                        |
|     :DEMAND_LD_WALK_DURATION                                                 |
|            Cycles PMH is busy with a walk due to demand loads                |
|     :STLB_HIT                                                                |
|            Number of load operations that missed L1TLB but hit L2TLB         |
|     :LARGE_WALK_COMPLETED                                                    |
|            Number of large page walks completed for demand loads             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_STORE_MISSES                                                            |
|            Data TLB store misses                                             |
|     :MISS_CAUSES_A_WALK                                                      |
|            Miss in all TLB levels that causes a page walk of any page size (4|
|            K/2M/4M/1G)                                                       |
|     :CAUSES_A_WALK                                                           |
|            Miss in all TLB levels that causes a page walk of any page size (4|
|            K/2M/4M/1G)                                                       |
|     :STLB_HIT                                                                |
|            First level miss but second level hit; no page walk. Only relevant|
|             if multiple levels                                               |
|     :WALK_COMPLETED                                                          |
|            Miss in all TLB levels that causes a page walk that completes of a|
|            ny page size (4K/2M/4M/1G)                                        |
|     :WALK_DURATION                                                           |
|            Cycles PMH is busy with this walk                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_ASSIST                                                                    |
|            X87 Floating point assists                                        |
|     :ANY                                                                     |
|            Cycles with any input/output SSE or FP assists                    |
|     :SIMD_INPUT                                                              |
|            Number of SIMD FP assists due to input values                     |
|     :SIMD_OUTPUT                                                             |
|            Number of SIMD FP assists due to output values                    |
|     :X87_INPUT                                                               |
|            Number of X87 assists due to input value                          |
|     :X87_OUTPUT                                                              |
|            Number of X87 assists due to output value                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ICACHE                                                                       |
|            Instruction Cache accesses                                        |
|     :MISSES                                                                  |
|            Number of Instruction Cache, Streaming Buffer and Victim Cache Mis|
|            ses. Includes UC accesses                                         |
|     :IFETCH_STALL                                                            |
|            Number of cycles wher a code-fetch stalled due to L1 instruction c|
|            ache miss or iTLB miss                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IDQ                                                                          |
|            IDQ operations                                                    |
|     :EMPTY                                                                   |
|            Cycles IDQ is empty                                               |
|     :MITE_UOPS                                                               |
|            Number of uops delivered to IDQ from MITE path                    |
|     :DSB_UOPS                                                                |
|            Number of uops delivered to IDQ from DSB path                     |
|     :MS_DSB_UOPS                                                             |
|            Number of uops delivered to IDQ when MS busy by DSB               |
|     :MS_MITE_UOPS                                                            |
|            Number of uops delivered to IDQ when MS busy by MITE              |
|     :MS_UOPS                                                                 |
|            Number of uops were delivered to IDQ from MS by either DSB or MITE|
|                                                                              |
|     :MITE_UOPS_CYCLES                                                        |
|            Cycles where uops are delivered to IDQ from MITE (MITE active)    |
|     :DSB_UOPS_CYCLES                                                         |
|            Cycles where uops are delivered to IDQ from DSB (DSB active)      |
|     :MS_DSB_UOPS_CYCLES                                                      |
|            Cycles where uops delivered to IDQ when MS busy by DSB            |
|     :MS_MITE_UOPS_CYCLES                                                     |
|            Cycles where uops delivered to IDQ when MS busy by MITE           |
|     :MS_UOPS_CYCLES                                                          |
|            Cycles where uops delivered to IDQ from MS by either BSD or MITE  |
|     :ALL_DSB_UOPS                                                            |
|            Number of uops delivered from either DSB paths                    |
|     :ALL_DSB_CYCLES                                                          |
|            Cycles MITE/MS delivered anything                                 |
|     :ALL_DSB_CYCLES_4_UOPS                                                   |
|            Cycles MITE/MS delivered 4 uops                                   |
|     :ALL_MITE_UOPS                                                           |
|            Number of uops delivered from either MITE paths                   |
|     :ALL_MITE_CYCLES                                                         |
|            Cycles DSB/MS delivered anything                                  |
|     :ANY_UOPS                                                                |
|            Number of uops delivered to IDQ from any path                     |
|     :MS_DSB_UOPS_OCCUR                                                       |
|            Occurences of DSB MS going active                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IDQ_UOPS_NOT_DELIVERED                                                       |
|            Uops not delivered                                                |
|     :CORE                                                                    |
|            Number of non-delivered uops to RAT (use cmask to qualify further)|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ILD_STALL                                                                    |
|            Instruction Length Decoder stalls                                 |
|     :LCP                                                                     |
|            Stall caused by changing prefix length of the instruction         |
|     :IQ_FULL                                                                 |
|            Stall cycles due to IQ full                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_RETIRED                                                                 |
|            Instructions retired                                              |
|     :ANY_P                                                                   |
|            Number of instructions retired                                    |
|     :ALL                                                                     |
|            Precise instruction retired event to reduce effect of PEBS shadow |
|            IP distribution (Precise Event)                                   |
|     :PREC_DIST                                                               |
|            Precise instruction retired event to reduce effect of PEBS shadow |
|            IP distribution (Precise Event)                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTION_RETIRED                                                          |
|            Number of instructions at retirement                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTIONS_RETIRED                                                         |
|            This is an alias for INSTRUCTION_RETIRED                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB                                                                         |
|            Instruction TLB                                                   |
|     :ITLB_FLUSH                                                              |
|            Number of ITLB flushes, includes 4k/2M/4M pages                   |
|     :FLUSH                                                                   |
|            Number of ITLB flushes, includes 4k/2M/4M pages                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB_MISSES                                                                  |
|            Instruction TLB misses                                            |
|     :MISS_CAUSES_A_WALK                                                      |
|            Miss in all TLB levels that causes a page walk of any page size (4|
|            K/2M/4M/1G)                                                       |
|     :CAUSES_A_WALK                                                           |
|            Miss in all TLB levels that causes a page walk of any page size (4|
|            K/2M/4M/1G)                                                       |
|     :STLB_HIT                                                                |
|            First level miss but second level hit; no page walk. Only relevant|
|             if multiple levels                                               |
|     :WALK_COMPLETED                                                          |
|            Miss in all TLB levels that causes a page walk that completes of a|
|            ny page size (4K/2M/4M/1G)                                        |
|     :WALK_DURATION                                                           |
|            Cycles PMH is busy with this walk                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D                                                                          |
|            L1D cache                                                         |
|     :REPLACEMENT                                                             |
|            Number of cache lines brought into the L1D cache                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MOVE_ELIMINATION                                                             |
|            Move Elimination                                                  |
|     :INT_NOT_ELIMINATED                                                      |
|            Number of integer Move Elimination candidate uops that were not el|
|            iminated                                                          |
|     :SIMD_NOT_ELIMINATED                                                     |
|            Number of SIMD Move Elimination candidate uops that were not elimi|
|            nated                                                             |
|     :INT_ELIMINATED                                                          |
|            Number of integer Move Elimination candidate uops that were elimin|
|            ated                                                              |
|     :SIMD_ELIMINATED                                                         |
|            Number of SIMD Move Elimination candidate uops that were eliminate|
|            d                                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_PEND_MISS                                                                |
|            L1D pending misses                                                |
|     :OCCURRENCES                                                             |
|            Occurrences of L1D_PEND_MISS going active                         |
|     :EDGE                                                                    |
|            Occurrences of L1D_PEND_MISS going active                         |
|     :PENDING                                                                 |
|            Number of L1D load misses outstanding every cycle                 |
|     :PENDING_CYCLES                                                          |
|            Cycles with L1D load misses outstanding                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_L1D_WB_RQSTS                                                              |
|            Writeback requests from L1D to L2                                 |
|     :HIT_E                                                                   |
|            Non rejected writebacks from L1D to L2 cache lines in E state     |
|     :HIT_M                                                                   |
|            Non rejected writebacks from L1D to L2 cache lines in M state     |
|     :MISS                                                                    |
|            Not rejected writebacks that missed LLC                           |
|     :ALL                                                                     |
|            Not rejected writebacks from L1D to L2 cache lines in any state   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_IN                                                                  |
|            L2 lines alloacated                                               |
|     :ANY                                                                     |
|            L2 cache lines filling (counting does not cover rejects)          |
|     :ALL                                                                     |
|            L2 cache lines filling (counting does not cover rejects)          |
|     :E                                                                       |
|            L2 cache lines in E state (counting does not cover rejects)       |
|     :I                                                                       |
|            L2 cache lines in I state (counting does not cover rejects)       |
|     :S                                                                       |
|            L2 cache lines in S state (counting does not cover rejects)       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_OUT                                                                 |
|            L2 lines evicted                                                  |
|     :DEMAND_CLEAN                                                            |
|            L2 clean line evicted by a demand                                 |
|     :DEMAND_DIRTY                                                            |
|            L2 dirty line evicted by a demand                                 |
|     :PREFETCH_CLEAN                                                          |
|            L2 clean line evicted by a prefetch                               |
|     :PF_CLEAN                                                                |
|            L2 clean line evicted by a prefetch                               |
|     :PREFETCH_DIRTY                                                          |
|            L2 dirty line evicted by an MLC Prefetch                          |
|     :PF_DIRTY                                                                |
|            L2 dirty line evicted by an MLC Prefetch                          |
|     :DIRTY_ANY                                                               |
|            Any L2 dirty line evicted (does not cover rejects)                |
|     :DIRTY_ALL                                                               |
|            Any L2 dirty line evicted (does not cover rejects)                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_RQSTS                                                                     |
|            L2 requests                                                       |
|     :ALL_CODE_RD                                                             |
|            Any code request to L2 cache                                      |
|     :CODE_RD_HIT                                                             |
|            L2 cache hits when fetching instructions                          |
|     :CODE_RD_MISS                                                            |
|            L2 cache misses when fetching instructions                        |
|     :ALL_DEMAND_DATA_RD                                                      |
|            Demand  data read requests to L2 cache                            |
|     :DEMAND_DATA_RD_HIT                                                      |
|            Demand data read requests that hit L2                             |
|     :ALL_PF                                                                  |
|            Any L2 HW prefetch request to L2 cache                            |
|     :PF_HIT                                                                  |
|            Requests from the L2 hardware prefetchers that hit L2 cache       |
|     :PF_MISS                                                                 |
|            Requests from the L2 hardware prefetchers that miss L2 cache      |
|     :ALL_RFO                                                                 |
|            Any RFO requests to L2 cache                                      |
|     :RFO_HIT                                                                 |
|            Store RFO requests that hit L2 cache                              |
|     :RFO_MISS                                                                |
|            RFO requests that miss L2 cache                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_STORE_LOCK_RQSTS                                                          |
|            L2 store lock requests                                            |
|     :MISS                                                                    |
|            RFOs that miss cache (I state)                                    |
|     :HIT_M                                                                   |
|            RFOs that hit cache lines in M state                              |
|     :ALL                                                                     |
|            RFOs that access cache lines in any state                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_TRANS                                                                     |
|            L2 transactions                                                   |
|     :ALL                                                                     |
|            Transactions accessing the L2 pipe                                |
|     :CODE_RD                                                                 |
|            L2 cache accesses when fetching instructions                      |
|     :L1D_WB                                                                  |
|            L1D writebacks that access the L2 cache                           |
|     :DMND_DATA_RD                                                            |
|            Demand Data Read requests that access the L2 cache                |
|     :L2_FILL                                                                 |
|            L2 fill requests that access the L2 cache                         |
|     :L2_WB                                                                   |
|            L2 writebacks that access the L2 cache                            |
|     :ALL_PREFETCH                                                            |
|            L2 or L3 HW prefetches that access the L2 cache (including rejects|
|            )                                                                 |
|     :ALL_PF                                                                  |
|            L2 or L3 HW prefetches that access the L2 cache (including rejects|
|            )                                                                 |
|     :RFO                                                                     |
|            RFO requests that access the L2 cache                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LAST_LEVEL_CACHE_MISSES                                                      |
|            This is an alias for L3_LAT_CACHE:MISS                            |
|     :e=0                                                                     |
|            MISS, masks:edge level (may require counter-mask >= 1)            |
|     :i=0                                                                     |
|            MISS, masks:invert                                                |
|     :c=0                                                                     |
|            MISS, masks:counter-mask in range [0-255]                         |
|     :t=0                                                                     |
|            MISS, masks:measure any thread                                    |
|     :u=0                                                                     |
|            MISS, masks:monitor at user level                                 |
|     :k=0                                                                     |
|            MISS, masks:monitor at kernel level                               |
--------------------------------------------------------------------------------
| LLC_MISSES                                                                   |
|            Alias for LAST_LEVEL_CACHE_MISSES                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LAST_LEVEL_CACHE_REFERENCES                                                  |
|            This is an alias for L3_LAT_CACHE:REFERENCE                       |
|     :e=0                                                                     |
|            REFERENCE, masks:edge level (may require counter-mask >= 1)       |
|     :i=0                                                                     |
|            REFERENCE, masks:invert                                           |
|     :c=0                                                                     |
|            REFERENCE, masks:counter-mask in range [0-255]                    |
|     :t=0                                                                     |
|            REFERENCE, masks:measure any thread                               |
|     :u=0                                                                     |
|            REFERENCE, masks:monitor at user level                            |
|     :k=0                                                                     |
|            REFERENCE, masks:monitor at kernel level                          |
--------------------------------------------------------------------------------
| LLC_REFERENCES                                                               |
|            Alias for LAST_LEVEL_CACHE_REFERENCES                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LD_BLOCKS                                                                    |
|            Blocking loads                                                    |
|     :STORE_FORWARD                                                           |
|            Loads blocked by overlapping with store buffer that cannot be forw|
|            arded                                                             |
|     :NO_SR                                                                   |
|            Number of times that split load operations are temporarily blocked|
|             because all resources for handlding the split accesses are in use|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LD_BLOCKS_PARTIAL                                                            |
|            Partial load blocks                                               |
|     :ADDRESS_ALIAS                                                           |
|            False dependencies in MOB due to partial compare on address       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOAD_HIT_PRE                                                                 |
|            Load dispatches that hit fill buffer                              |
|     :HW_PF                                                                   |
|            Non sw-prefetch load dispatches that hit the fill buffer allocated|
|             for HW prefetch                                                  |
|     :SW_PF                                                                   |
|            Non sw-prefetch load dispatches that hit the fill buffer allocated|
|             for SW prefetch                                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L3_LAT_CACHE                                                                 |
|            Core-originated cacheable demand requests to L3                   |
|     :MISS                                                                    |
|            Core-originated cacheable demand requests missed L3               |
|     :REFERENCE                                                               |
|            Core-originated cacheable demand requests that refer to L3        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LONGEST_LAT_CACHE                                                            |
|            Core-originated cacheable demand requests to L3                   |
|     :MISS                                                                    |
|            Core-originated cacheable demand requests missed L3               |
|     :REFERENCE                                                               |
|            Core-originated cacheable demand requests that refer to L3        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MACHINE_CLEARS                                                               |
|            Machine clear asserted                                            |
|     :MASKMOV                                                                 |
|            The number of executed Intel AVX masked load operations that refer|
|             to an illegal address range with the mask bits set to 0          |
|     :MEMORY_ORDERING                                                         |
|            Number of Memory Ordering Machine Clears detected                 |
|     :SMC                                                                     |
|            Self-Modifying Code detected                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_UOPS_LLC_HIT_RETIRED                                                |
|            L3 hit loads uops retired                                         |
|     :XSNP_HIT                                                                |
|            Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Pre|
|            cise Event)                                                       |
|     :XSNP_HITM                                                               |
|            Load had HitM Response from a core on same socket (shared LLC) (Pr|
|            ecise Event)                                                      |
|     :XSNP_MISS                                                               |
|            Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (P|
|            recise Event)                                                     |
|     :XSNP_NONE                                                               |
|            Load hit in last-level (L3) cache with no snoop needed (Precise Ev|
|            ent)                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_LLC_HIT_RETIRED                                                     |
|            L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RE|
|            TIRED)                                                            |
|     :XSNP_HIT                                                                |
|            Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Pre|
|            cise Event)                                                       |
|     :XSNP_HITM                                                               |
|            Load had HitM Response from a core on same socket (shared LLC) (Pr|
|            ecise Event)                                                      |
|     :XSNP_MISS                                                               |
|            Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (P|
|            recise Event)                                                     |
|     :XSNP_NONE                                                               |
|            Load hit in last-level (L3) cache with no snoop needed (Precise Ev|
|            ent)                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_UOPS_LLC_MISS_RETIRED                                               |
|            Load uops retired that missed the LLC                             |
|     :LOCAL_DRAM                                                              |
|            Number of retired load uops that missed L3 but were service by loc|
|            al RAM, Snoop not needed, Snoop Miss, or Snoop Hit data not forwar|
|            ded (Precise Event)                                               |
|     :REMOTE_DRAM                                                             |
|            Number of retired load uops that missed L3 but were service by rem|
|            ote RAM, snoop not needed, snoop miss, snoop hit data not forwarde|
|            d (Precise Event)                                                 |
|     :REMOTE_HITM                                                             |
|            Number of retired load uops whose data sources was remote HITM (Pr|
|            ecise Event)                                                      |
|     :REMOTE_FWD                                                              |
|            Load uops that miss in the L3 whose data source was forwarded from|
|             a remote cache (Precise Event)                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_UOPS_RETIRED                                                        |
|            Memory loads uops retired                                         |
|     :HIT_LFB                                                                 |
|            A load missed L1D but hit the Fill Buffer (Precise Event)         |
|     :L1_HIT                                                                  |
|            Load hit in nearest-level (L1D) cache (Precise Event)             |
|     :L2_HIT                                                                  |
|            Load hit in mid-level (L2) cache (Precise Event)                  |
|     :L2_MISS                                                                 |
|            Load misses in mid-level (L2) cache (Precise Event)               |
|     :L3_HIT                                                                  |
|            Load hit in last-level (L3) cache with no snoop needed (Precise Ev|
|            ent)                                                              |
|     :L3_MISS                                                                 |
|            Load miss in last-level (L3) cache (Precise Event)                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_RETIRED                                                             |
|            Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED)  |
|     :HIT_LFB                                                                 |
|            A load missed L1D but hit the Fill Buffer (Precise Event)         |
|     :L1_HIT                                                                  |
|            Load hit in nearest-level (L1D) cache (Precise Event)             |
|     :L2_HIT                                                                  |
|            Load hit in mid-level (L2) cache (Precise Event)                  |
|     :L2_MISS                                                                 |
|            Load misses in mid-level (L2) cache (Precise Event)               |
|     :L3_HIT                                                                  |
|            Load hit in last-level (L3) cache with no snoop needed (Precise Ev|
|            ent)                                                              |
|     :L3_MISS                                                                 |
|            Load miss in last-level (L3) cache (Precise Event)                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_TRANS_RETIRED                                                            |
|            Memory transactions retired                                       |
|     :LATENCY_ABOVE_THRESHOLD                                                 |
|            Memory load instructions retired above programmed clocks, minimum |
|            threshold value is 3 (Precise Event and ldlat required)           |
|     :PRECISE_STORE                                                           |
|            Capture where stores occur, must use with PEBS (Precise Event requ|
|            ired)                                                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
--------------------------------------------------------------------------------
| MEM_UOPS_RETIRED                                                             |
|            Memory uops retired                                               |
|     :ALL_LOADS                                                               |
|            Any retired loads (Precise Event)                                 |
|     :ANY_LOADS                                                               |
|            Any retired loads (Precise Event)                                 |
|     :ALL_STORES                                                              |
|            Any retired stores (Precise Event)                                |
|     :LOCK_LOADS                                                              |
|            Locked retired loads (Precise Event)                              |
|     :ANY_STORES                                                              |
|            Any retired stores (Precise Event)                                |
|     :SPLIT_LOADS                                                             |
|            Retired loads causing cacheline splits (Precise Event)            |
|     :SPLIT_STORES                                                            |
|            Retired stores causing cacheline splits (Precise Event)           |
|     :STLB_MISS_LOADS                                                         |
|            STLB misses dues to retired loads (Precise Event)                 |
|     :STLB_MISS_STORES                                                        |
|            STLB misses dues to retired stores (Precise Event)                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_UOP_RETIRED                                                              |
|            Memory uops retired (deprecated use MEM_UOPS_RETIRED)             |
|     :ALL_LOADS                                                               |
|            Any retired loads (Precise Event)                                 |
|     :ANY_LOADS                                                               |
|            Any retired loads (Precise Event)                                 |
|     :ALL_STORES                                                              |
|            Any retired stores (Precise Event)                                |
|     :LOCK_LOADS                                                              |
|            Locked retired loads (Precise Event)                              |
|     :ANY_STORES                                                              |
|            Any retired stores (Precise Event)                                |
|     :SPLIT_LOADS                                                             |
|            Retired loads causing cacheline splits (Precise Event)            |
|     :SPLIT_STORES                                                            |
|            Retired stores causing cacheline splits (Precise Event)           |
|     :STLB_MISS_LOADS                                                         |
|            STLB misses dues to retired loads (Precise Event)                 |
|     :STLB_MISS_STORES                                                        |
|            STLB misses dues to retired stores (Precise Event)                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MISALIGN_MEM_REF                                                             |
|            Misaligned memory references                                      |
|     :LOADS                                                                   |
|            Speculative cache-line split load uops dispatched to the L1D      |
|     :STORES                                                                  |
|            Speculative cache-line split Store-address uops dispatched to L1D |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS                                                             |
|            Offcore requests                                                  |
|     :ALL_DATA_RD                                                             |
|            Demand and prefetch read requests sent to uncore                  |
|     :ALL_DATA_READ                                                           |
|            Demand and prefetch read requests sent to uncore                  |
|     :DEMAND_CODE_RD                                                          |
|            Offcore code read requests, including cacheable and un-cacheables |
|     :DEMAND_DATA_RD                                                          |
|            Demand Data Read requests sent to uncore                          |
|     :DEMAND_RFO                                                              |
|            Offcore Demand RFOs, includes regular RFO, Locks, ItoM            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS_OUTSTANDING                                                 |
|            Outstanding offcore requests                                      |
|     :ALL_DATA_RD_CYCLES                                                      |
|            Cycles with cacheable data read transactions in the superQ        |
|     :DEMAND_CODE_RD_CYCLES                                                   |
|            Cycles with demand code reads transactions in the superQ          |
|     :DEMAND_DATA_RD_CYCLES                                                   |
|            Cycles with demand data read transactions in the superQ           |
|     :ALL_DATA_RD                                                             |
|            Cacheable data read transactions in the superQ every cycle        |
|     :DEMAND_CODE_RD                                                          |
|            Code read transactions in the superQ every cycle                  |
|     :DEMAND_DATA_RD                                                          |
|            Demand data read transactions in the superQ every cycle           |
|     :DEMAND_RFO                                                              |
|            Outstanding RFO (store) transactions in the superQ every cycle    |
|     :DEMAND_RFO_CYCLES                                                       |
|            Cycles with outstanding RFO (store) transactions in the superQ    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OTHER_ASSISTS                                                                |
|            Count hardware assists                                            |
|     :AVX_TO_SSE                                                              |
|            Number of transitions from AVX-256 to legacy SSE when penalty appl|
|            icable                                                            |
|     :SSE_TO_AVX                                                              |
|            Number of transitions from legacy SSE to AVX-256 when penalty appl|
|            icable                                                            |
|     :AVX_STORE                                                               |
|            Number of assists associated with 25-bit AVX stores               |
|     :WB                                                                      |
|            Number of times the microcode assist is invoked by hardware upon u|
|            op writeback                                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RESOURCE_STALLS                                                              |
|            Resource related stall cycles                                     |
|     :ANY                                                                     |
|            Cycles stalled due to Resource Related reason                     |
|     :RS                                                                      |
|            Cycles stalled due to no eligible RS entry available              |
|     :SB                                                                      |
|            Cycles stalled due to no store buffers available (not including dr|
|            aining from sync)                                                 |
|     :ROB                                                                     |
|            Cycles stalled due to re-order buffer full                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CYCLE_ACTIVITY                                                               |
|            Stalled cycles                                                    |
|     :CYCLES_L2_PENDING                                                       |
|            Cycles with pending L2 miss loads                                 |
|     :CYCLES_LDM_PENDING                                                      |
|            Cycles with pending memory loads                                  |
|     :CYCLES_L1D_PENDING                                                      |
|            Cycles with pending L1D load cache misses                         |
|     :CYCLES_NO_EXECUTE                                                       |
|            Cycles of dispatch stalls                                         |
|     :STALLS_L2_PENDING                                                       |
|            Execution stalls due to L2 pending loads                          |
|     :STALLS_L1D_PENDING                                                      |
|            Execution stalls due to L1D pending loads                         |
|     :STALLS_LDM_PENDING                                                      |
|            Execution stalls due to memory loads                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ROB_MISC_EVENTS                                                              |
|            Reorder buffer events                                             |
|     :LBR_INSERTS                                                             |
|            Count each time an new LBR record is saved by HW                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RS_EVENTS                                                                    |
|            Reservation station events                                        |
|     :EMPTY_CYCLES                                                            |
|            Cycles the RS is empty for this thread                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_LOAD_ACCESS                                                             |
|            TLB access                                                        |
|     :STLB_HIT                                                                |
|            Number of load operations that missed L1TLB but hit L2TLB         |
|     :LOAD_STLB_HIT                                                           |
|            Number of load operations that missed L1TLB but hit L2TLB         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| TLB_ACCESS                                                                   |
|            TLB access                                                        |
|     :STLB_HIT                                                                |
|            Number of load operations that missed L1TLB but hit L2TLB         |
|     :LOAD_STLB_HIT                                                           |
|            Number of load operations that missed L1TLB but hit L2TLB         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| TLB_FLUSH                                                                    |
|            TLB flushes                                                       |
|     :DTLB_THREAD                                                             |
|            Number of DTLB flushes of thread-specific entries                 |
|     :STLB_ANY                                                                |
|            Number of STLB flushes                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UNHALTED_CORE_CYCLES                                                         |
|            Count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UNHALTED_REFERENCE_CYCLES                                                    |
|            Unhalted reference cycles                                         |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_EXECUTED                                                                |
|            Uops executed                                                     |
|     :CORE                                                                    |
|            Counts total number of uops executed from any thread per cycle    |
|     :THREAD                                                                  |
|            Counts total number of uops executed per thread each cycle        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_DISPATCHED_PORT                                                         |
|            Uops dispatch to specific ports                                   |
|     :PORT_0                                                                  |
|            Cycles which a Uop is dispatched on port 0                        |
|     :PORT_1                                                                  |
|            Cycles which a Uop is dispatched on port 1                        |
|     :PORT_2                                                                  |
|            Cycles in which a uop is dispatched on port 2                     |
|     :PORT_3                                                                  |
|            Cycles in which a uop is disptached on port 3                     |
|     :PORT_4                                                                  |
|            Cycles which a uop is dispatched on port 4                        |
|     :PORT_5                                                                  |
|            Cycles which a Uop is dispatched on port 5                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_ISSUED                                                                  |
|            Uops issued                                                       |
|     :ANY                                                                     |
|            Number of uops issued by the RAT to the Reservation Station (RS)  |
|     :CORE_STALL_CYCLES                                                       |
|            Cycles no uops issued on this core (by any thread)                |
|     :STALL_CYCLES                                                            |
|            Cycles no uops issued by this thread                              |
|     :FLAGS_MERGE                                                             |
|            Number of flags-merge uops allocated. Such uops adds delay        |
|     :SLOW_LEA                                                                |
|            Number of slow LEA or similar uops allocated                      |
|     :SINGLE_MUL                                                              |
|            Number of multiply packed/scalar single precision uops allocated  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_RETIRED                                                                 |
|            Uops retired                                                      |
|     :ALL                                                                     |
|            All uops that actually retired (Precise Event)                    |
|     :ANY                                                                     |
|            All uops that actually retired (Precise Event)                    |
|     :RETIRE_SLOTS                                                            |
|            Number of retirement slots used (Precise Event)                   |
|     :STALL_CYCLES                                                            |
|            Cycles no executable uop retired (Precise Event)                  |
|     :TOTAL_CYCLES                                                            |
|            Total cycles using precise uop retired event (Precise Event)      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_COMP_OPS_EXE                                                              |
|            Counts number of floating point events                            |
|     :X87                                                                     |
|            Number of X87 uops executed                                       |
|     :SSE_FP_PACKED_DOUBLE                                                    |
|            Number of SSE or AVX-128 double precision FP packed uops executed |
|     :SSE_FP_SCALAR_SINGLE                                                    |
|            Number of SSE or AVX-128 single precision FP scalar uops executed |
|     :SSE_PACKED_SINGLE                                                       |
|            Number of SSE or AVX-128 single precision FP packed uops executed |
|     :SSE_SCALAR_DOUBLE                                                       |
|            Number of SSE or AVX-128 double precision FP scalar uops executed |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_FP_256                                                                  |
|            Counts 256-bit packed floating point instructions                 |
|     :PACKED_SINGLE                                                           |
|            Counts 256-bit packed single-precision                            |
|     :PACKED_DOUBLE                                                           |
|            Counts 256-bit packed double-precision                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LSD                                                                          |
|            Loop stream detector                                              |
|     :UOPS                                                                    |
|            Number of uops delivered by the Loop Stream Detector (LSD)        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_RESPONSE_0                                                           |
|            Offcore response event (must provide at least one request type and|
|             either any_response or any combination of supplier + snoop)      |
|     :DMND_DATA_RD                                                            |
|            Request: number of demand and DCU prefetch data reads of full and |
|            partial cachelines as well as demand data page table entry cacheli|
|            ne reads. Does not count L2 data read prefetches or instruction fe|
|            tches                                                             |
|     :DMND_RFO                                                                |
|            Request: number of demand and DCU prefetch reads for ownership (RF|
|            O) requests generated by a write to data cacheline. Does not count|
|             L2 RFO prefetches                                                |
|     :DMND_IFETCH                                                             |
|            Request: number of demand and DCU prefetch instruction cacheline r|
|            eads. Does not count L2 code read prefetches                      |
|     :WB                                                                      |
|            Request: number of writebacks (modified to exclusive) transactions|
|                                                                              |
|     :PF_DATA_RD                                                              |
|            Request: number of data cacheline reads generated by L2 prefetcher|
|            s                                                                 |
|     :PF_RFO                                                                  |
|            Request: number of RFO requests generated by L2 prefetchers       |
|     :PF_IFETCH                                                               |
|            Request: number of code reads generated by L2 prefetchers         |
|     :PF_LLC_DATA_RD                                                          |
|            Request: number of L3 prefetcher requests to L2 for loads         |
|     :PF_LLC_RFO                                                              |
|            Request: number of RFO requests generated by L2 prefetcher        |
|     :PF_LLC_IFETCH                                                           |
|            Request: number of L2 prefetcher requests to L3 for instruction fe|
|            tches                                                             |
|     :BUS_LOCKS                                                               |
|            Request: number bus lock and split lock requests                  |
|     :STRM_ST                                                                 |
|            Request: number of streaming store requests                       |
|     :OTHER                                                                   |
|            Request: counts one of the following transaction types, including |
|            L3 invalidate, I/O, full or partial writes, WC or non-temporal sto|
|            res, CLFLUSH, Fences, lock, unlock, split lock                    |
|     :ANY_IFETCH                                                              |
|            Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH   |
|     :ANY_REQUEST                                                             |
|            Request: combination of all request umasks                        |
|     :ANY_DATA                                                                |
|            Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD   |
|     :ANY_RFO                                                                 |
|            Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO            |
|     :ANY_RESPONSE                                                            |
|            Response: count any response type                                 |
|     :NO_SUPP                                                                 |
|            Supplier: counts number of times supplier information is not avail|
|            able                                                              |
|     :LLC_HITM                                                                |
|            Supplier: counts L3 hits in M-state (initial lookup)              |
|     :LLC_HITE                                                                |
|            Supplier: counts L3 hits in E-state                               |
|     :LLC_HITS                                                                |
|            Supplier: counts L3 hits in S-state                               |
|     :LLC_HITF                                                                |
|            Supplier: counts L3 hits in F-state                               |
|     :LLC_MISS_LOCAL                                                          |
|            Supplier: counts L3 misses to local DRAM                          |
|     :LLC_MISS_REMOTE                                                         |
|            Supplier: counts L3 misses to remote DRAM                         |
|     :LLC_MISS_REMOTE_DRAM                                                    |
|            Supplier: counts L3 misses to remote DRAM                         |
|     :LLC_HITMESF                                                             |
|            Supplier: counts L3 hits in any state (M, E, S, F)                |
|     :SNP_NONE                                                                |
|            Snoop: counts number of times no snoop-related information is avai|
|            lable                                                             |
|     :SNP_NOT_NEEDED                                                          |
|            Snoop: counts the number of times no snoop was needed to satisfy t|
|            he request                                                        |
|     :SNP_MISS                                                                |
|            Snoop: counts number of times a snoop was needed and it missed all|
|             snooped caches                                                   |
|     :SNP_NO_FWD                                                              |
|            Snoop: counts number of times a snoop was needed and it hit in at |
|            leas one snooped cache                                            |
|     :SNP_FWD                                                                 |
|            Snoop: counts number of times a snoop was needed and data was forw|
|            arded from a remote socket                                        |
|     :HITM                                                                    |
|            Snoop: counts number of times a snoop was needed and it hitM-ed in|
|             local or remote cache                                            |
|     :NON_DRAM                                                                |
|            Snoop:  counts number of times target was a non-DRAM system addres|
|            s. This includes MMIO transactions                                |
|     :SNP_ANY                                                                 |
|            Snoop: any snoop reason                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_RESPONSE_1                                                           |
|            Offcore response event (must provide at least one request type and|
|             either any_response or any combination of supplier + snoop)      |
|     :DMND_DATA_RD                                                            |
|            Request: number of demand and DCU prefetch data reads of full and |
|            partial cachelines as well as demand data page table entry cacheli|
|            ne reads. Does not count L2 data read prefetches or instruction fe|
|            tches                                                             |
|     :DMND_RFO                                                                |
|            Request: number of demand and DCU prefetch reads for ownership (RF|
|            O) requests generated by a write to data cacheline. Does not count|
|             L2 RFO prefetches                                                |
|     :DMND_IFETCH                                                             |
|            Request: number of demand and DCU prefetch instruction cacheline r|
|            eads. Does not count L2 code read prefetches                      |
|     :WB                                                                      |
|            Request: number of writebacks (modified to exclusive) transactions|
|                                                                              |
|     :PF_DATA_RD                                                              |
|            Request: number of data cacheline reads generated by L2 prefetcher|
|            s                                                                 |
|     :PF_RFO                                                                  |
|            Request: number of RFO requests generated by L2 prefetchers       |
|     :PF_IFETCH                                                               |
|            Request: number of code reads generated by L2 prefetchers         |
|     :PF_LLC_DATA_RD                                                          |
|            Request: number of L3 prefetcher requests to L2 for loads         |
|     :PF_LLC_RFO                                                              |
|            Request: number of RFO requests generated by L2 prefetcher        |
|     :PF_LLC_IFETCH                                                           |
|            Request: number of L2 prefetcher requests to L3 for instruction fe|
|            tches                                                             |
|     :BUS_LOCKS                                                               |
|            Request: number bus lock and split lock requests                  |
|     :STRM_ST                                                                 |
|            Request: number of streaming store requests                       |
|     :OTHER                                                                   |
|            Request: counts one of the following transaction types, including |
|            L3 invalidate, I/O, full or partial writes, WC or non-temporal sto|
|            res, CLFLUSH, Fences, lock, unlock, split lock                    |
|     :ANY_IFETCH                                                              |
|            Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH   |
|     :ANY_REQUEST                                                             |
|            Request: combination of all request umasks                        |
|     :ANY_DATA                                                                |
|            Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD   |
|     :ANY_RFO                                                                 |
|            Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO            |
|     :ANY_RESPONSE                                                            |
|            Response: count any response type                                 |
|     :NO_SUPP                                                                 |
|            Supplier: counts number of times supplier information is not avail|
|            able                                                              |
|     :LLC_HITM                                                                |
|            Supplier: counts L3 hits in M-state (initial lookup)              |
|     :LLC_HITE                                                                |
|            Supplier: counts L3 hits in E-state                               |
|     :LLC_HITS                                                                |
|            Supplier: counts L3 hits in S-state                               |
|     :LLC_HITF                                                                |
|            Supplier: counts L3 hits in F-state                               |
|     :LLC_MISS_LOCAL                                                          |
|            Supplier: counts L3 misses to local DRAM                          |
|     :LLC_MISS_REMOTE                                                         |
|            Supplier: counts L3 misses to remote DRAM                         |
|     :LLC_MISS_REMOTE_DRAM                                                    |
|            Supplier: counts L3 misses to remote DRAM                         |
|     :LLC_HITMESF                                                             |
|            Supplier: counts L3 hits in any state (M, E, S, F)                |
|     :SNP_NONE                                                                |
|            Snoop: counts number of times no snoop-related information is avai|
|            lable                                                             |
|     :SNP_NOT_NEEDED                                                          |
|            Snoop: counts the number of times no snoop was needed to satisfy t|
|            he request                                                        |
|     :SNP_MISS                                                                |
|            Snoop: counts number of times a snoop was needed and it missed all|
|             snooped caches                                                   |
|     :SNP_NO_FWD                                                              |
|            Snoop: counts number of times a snoop was needed and it hit in at |
|            leas one snooped cache                                            |
|     :SNP_FWD                                                                 |
|            Snoop: counts number of times a snoop was needed and data was forw|
|            arded from a remote socket                                        |
|     :HITM                                                                    |
|            Snoop: counts number of times a snoop was needed and it hitM-ed in|
|             local or remote cache                                            |
|     :NON_DRAM                                                                |
|            Snoop:  counts number of times target was a non-DRAM system addres|
|            s. This includes MMIO transactions                                |
|     :SNP_ANY                                                                 |
|            Snoop: any snoop reason                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: cray_rapl
===============================================================================
| crayrapl:::UNITS:POWER                                                       |
|            Scaling factor for power (internal)                               |
--------------------------------------------------------------------------------
| crayrapl:::UNITS:ENERGY                                                      |
|            Scaling factor for energy (internal)                              |
--------------------------------------------------------------------------------
| crayrapl:::UNITS:TIME                                                        |
|            Scaling factor for time (internal)                                |
--------------------------------------------------------------------------------
| crayrapl:::THERMAL_SPEC                                                      |
|            Thermal specification                                             |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| crayrapl:::MINIMUM_POWER                                                     |
|            Minimum power                                                     |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| crayrapl:::MAXIMUM_POWER                                                     |
|            Maximum power                                                     |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| crayrapl:::MAXIMUM_TIME_WINDOW                                               |
|            Maximum time window                                               |
|     Units: s                                                                  |
--------------------------------------------------------------------------------
| crayrapl:::PACKAGE_ENERGY                                                    |
|            Energy used by chip package                                       |
|     Units: nJ                                                                 |
--------------------------------------------------------------------------------
| crayrapl:::PP0_ENERGY                                                        |
|            Energy used by all cores in package                               |
|     Units: nJ                                                                 |
--------------------------------------------------------------------------------
| crayrapl:::DRAM_ENERGY                                                       |
|            Energy used by DRAM in package                                    |
|     Units: nJ                                                                 |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: cray_pm
===============================================================================
| craypm:::PM_POWER_CAP:NODE                                                   |
|            Compute node power cap                                            |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| craypm:::PM_POWER:NODE                                                       |
|            Compute node point in time power                                  |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| craypm:::PM_ENERGY:NODE                                                      |
|            Compute node accumulated energy                                   |
|     Units: J                                                                  |
--------------------------------------------------------------------------------
| craypm:::PM_POWER_CAP:ACC                                                    |
|            Accelerator power cap                                             |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| craypm:::PM_POWER:ACC                                                        |
|            Accelerator point in time power                                   |
|     Units: W                                                                  |
--------------------------------------------------------------------------------
| craypm:::PM_ENERGY:ACC                                                       |
|            Accelerator accumulated energy                                    |
|     Units: J                                                                  |
--------------------------------------------------------------------------------
| craypm:::PM_FRESHNESS                                                        |
|            Number of times HSS has updated data structure (internal)         |
--------------------------------------------------------------------------------
| craypm:::PM_GENERATION                                                       |
|            Number of times a power cap change was made (internal)            |
--------------------------------------------------------------------------------
| craypm:::PM_STARTUP                                                          |
|            Timestamp of the last startup (internal)                          |
|     Units: cycles                                                             |
--------------------------------------------------------------------------------
| craypm:::PM_VERSION                                                          |
|            Version of sysfs directory tree (internal)                        |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: cray_npu
===============================================================================
| craynpu:::AR_NIC_AMO_PRF_EN                                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_EN:PRF_ORDERED_EN                                   |
|            * Enable AR_NIC_AMO_PRF_STALL_DURATION_ORDERED                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_EN:PRF_FULL_EN                                      |
|            * Enable AR_NIC_AMO_PRF_STALL_DURATION_FULL                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_EN:PRF_FLUSH_EN                                     |
|            * Enable AR_NIC_AMO_PRF_STALL_DURATION_FLUSH                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_EN:PRF_MATCH_EN                                     |
|            * Enable AR_NIC_AMO_PRF_STALL_DURATION_MATCH                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_STALL_DURATION_MATCH                                |
|            Maximum duration of stall (match)                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_STALL_DURATION_FLUSH                                |
|            Maximum duration of stall (flush)                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_STALL_DURATION_FULL                                 |
|            Maximum duration of stall (full)                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_AMO_PRF_STALL_DURATION_ORDERED                              |
|            Maximum duration of stall (ordered)                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_BTE_PRF_BYTES_0                                             |
|            Current count of total number of bytes transmitted by BTE channel |
|            0                                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_BTE_PRF_BYTES_1                                             |
|            Current count of total number of bytes transmitted by BTE channel |
|            1                                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_BTE_PRF_BYTES_2                                             |
|            Current count of total number of bytes transmitted by BTE channel |
|            2                                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_BTE_PRF_BYTES_3                                             |
|            Current count of total number of bytes transmitted by BTE channel |
|            3                                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_PRF_EVENT_CNTR_CTRL                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_PRF_EVENT_CNTR_CTRL:DISABLE_AUTO_UPDATE              |
|            * Writing a 1 disables the auto-updating of the performance counte|
|            r RAMs, turns off widget                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_PRF_EVENT_CNTR_CTRL:ENABLE                           |
|            * Writing a 1 enables performance counters, writing a 0 disables c|
|            ounting and allows all performance counters to be used as scratch |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_PRF_EVENT_CNTR_CTRL:CLEAR                            |
|            * Writing a 1 initiates the clear sequence which clears all perfor|
|            mance counters except scratch counters, read returns zero         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_PRF_EVENT_CNTR_CTRL:COUNTERS_CLEAR                   |
|            * This bit is clear during the clear sequence and becomes set upon|
|             the completion of the clear sequence                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_PRF_EVENT_CNTR                                       |
|            Event counters                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_CTRL                                                     |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_CTRL:DISABLE_AUTO_UPDATE                                 |
|            * Disables the auto-updating of the performance counters, turns of|
|            f widget                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_CTRL:ENABLE                                              |
|            * Writing a 1 enables performance counters, writing 0 disables cou|
|            nting                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_CTRL:CLEAR                                               |
|            * Initiates the clear sequence which clears all performance counte|
|            rs, read returns zero                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_CTRL:SEL_LM_TRIGGERS                                     |
|            * Select logic monitor triggers                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_CTRL:COUNTERS_CLEAR                                      |
|            * This bit becomes set upon the completion of the clear sequence  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NPT_PRF_EN                                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NPT_PRF_EN:PRF_STALL_EN                                     |
|            * Enable AR_NIC_NPT_PRF_NL_STALL_DURATION                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NPT_PRF_EN:PRF_FULL_EN                                      |
|            * Enable AR_NIC_NPT_PRF_FULL_DURATION                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NPT_PRF_FULL_DURATION                                       |
|            Full duration                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NPT_PRF_NL_STALL_DURATION                                   |
|            NL stall duration                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NSLM_PRF_EVENT_CNTR_CTRL                                    |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NSLM_PRF_EVENT_CNTR_CTRL:DISABLE_AUTO_UPDATE                |
|            * Writing a 1 disables the auto-updating of the performance counte|
|            r RAMs, turns off widget                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NSLM_PRF_EVENT_CNTR_CTRL:ENABLE                             |
|            * Writing a 1 enables performance counters, writing a 0 disables c|
|            ounting and allows all performance counters to be used as scratch |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NSLM_PRF_EVENT_CNTR_CTRL:CLEAR                              |
|            * Writing a 1 initiates the clear sequence which clears all perfor|
|            mance counters except scratch counters, read returns zero         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NSLM_PRF_EVENT_CNTR_CTRL:COUNTERS_CLEAR                     |
|            * This bit is clear during the clear sequence and becomes set upon|
|             the completion of the clear sequence                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NSLM_PRF_EVENT_CNTR                                         |
|            Event counters                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC0                               |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC1                               |
|            Flit count coming into INQ for VC1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC2                               |
|            Flit count coming into INQ for VC2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC3                               |
|            Flit count coming into INQ for VC3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC4                               |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC5                               |
|            Flit count coming into INQ for VC5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC6                               |
|            Flit count coming into INQ for VC6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_FLIT_VC7                               |
|            Flit count coming into INQ for VC7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT0_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC0 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 0 to match the VC field |
|            of the header flit to 0                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT0_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT0_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT1_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC1 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 1 to match the VC field |
|            of the header flit to 1                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT1_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT1_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT2_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC2 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 2 to match the VC field |
|            of the header flit to 2                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT2_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT2_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT3_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC3 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 3 to match the VC field |
|            of the header flit to 3                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT3_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT3_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT4_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC4 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 4 to match the VC field |
|            of the header flit to 4                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT4_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT4_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT5_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC5 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 5 to match the VC field |
|            of the header flit to 5                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT5_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT5_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT6_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC6 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 6 to match the VC field |
|            of the header flit to 6                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT6_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT6_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT7_FILTERING_SETUP                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                    |
|            * When this is set, AR_RTR_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_C|
|            NT is enabled                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR                  |
|            * For mode 0 operation, the counter is programmed to count the num|
|            ber of incoming VC7 packets, this pointer is set to point to the h|
|            eader flit, or 5'h0                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN           |
|            * During mode 0 operation, this is set to 7 to match the VC field |
|            of the header flit to 7                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT7_FILTERING_MASK                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_FLIT7_FILTERING_MASK:MASK                       |
|            * Mask the bits during the pattern compare in mode 0 and mode 1 op|
|            erations                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT0_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT1_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT2_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT3_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT4_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT5_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT6_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT               |
|            Counts in one of three modes based on the settings in AR_RTR_INQ_P|
|            RF_FLIT7_FILTERING_SETUP                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT                 |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_ROWBUS_STALL_CNT                                |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_ROWBUS_2X_USAGE_CNT                             |
|            Counts the occurrences where both paths of the row-bus are used si|
|            multaneously for delivering flits to the row buffers              |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_INQ_PRF_PKT_TO_DEAD_LINK_CNT                            |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_COLBUF_PERF_STALL_RQ:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_COLBUF_PERF_STALL_RQ:COL_BUF_PERF_STALL_RQ              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_0_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_1_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_2_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_3_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_4_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_5_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_6_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_0_7_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_0_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_1_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_2_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_3_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_4_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_5_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_6_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_1_7_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_0_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_1_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_2_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_3_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_4_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_5_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_6_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_2_7_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_0_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_1_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_2_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_3_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_4_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_5_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_6_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_3_7_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_0_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_1_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_2_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_3_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_4_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_5_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_6_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_COLBUF_PERF_STALL_RS:VC_PTR                             |
|            Pointer indicating which VC should be monitored                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_4_7_COLBUF_PERF_STALL_RS:COL_BUF_PERF_STALL_RS              |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_1                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_1:BIN3_MIN                             |
|            * Boundary between bin 2 and bin 3                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_1:BIN2_MIN                             |
|            * Boundary between bin 1 and bin 2                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_1:BIN1_MIN                             |
|            * Boundary between bin 0 and bin 1                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_2                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_2:BIN7_MIN                             |
|            * Boundary between bin 6 and bin 7                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_2:BIN6_MIN                             |
|            * Boundary between bin 5 and bin 6                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_2:BIN5_MIN                             |
|            * Boundary between bin 4 and bin 5                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_NET_RSP_HIST_2:BIN4_MIN                             |
|            * Boundary between bin 3 and bin 4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:ADDR_63_36                           |
|            * Address[63:36]. Corresponds to bits 63:36 of an SSID-to-ORB Requ|
|            est Header Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:P0                                   |
|            * Parity Bit 0. Corresponds to bit 35 of an SSID-to-ORB Request He|
|            ader Flit                                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:NTT                                  |
|            * Node Translation Table Enable. Corresponds to bit 34 of an SSID-|
|            to-ORB Request Header Flit                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:RESERVED_33_28                       |
|            * Reserved[33:28]. Corresponds to bits 33:28 of an SSID-to-ORB Req|
|            uest Header Flit                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:PKT_SRC                              |
|            * Packet Source. Corresponds to bits 27:26 of an SSID-to-ORB Reque|
|            st Header Flit                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:PTAG                                 |
|            * Protection Tag. Corresponds to bits 25:18 of an SSID-to-ORB Requ|
|            est Header Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:DSTID                                |
|            * Destination Core Identifier. Corresponds to bits 17:16 of an SSI|
|            D-to-ORB Request Header Flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_0:DST                                  |
|            * Destination Endpoint. Corresponds to bits 15:0 of an SSID-to-ORB|
|             Request Header Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:RESERVED_127_125                     |
|            * Reserved[127:125]. Corresponds to bits 127:125 of an SSID-to-ORB|
|             Request Header Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:SSID                                 |
|            * Synchronization Sequence Identifier. Corresponds to bits 124:116|
|             of an SSID-to-ORB Request Header Flit                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:ADDR_115_112                         |
|            * Address[115:112]. Corresponds to bits 115:112 of an SSID-to-ORB |
|            Request Header Flit                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:CNT_BM                               |
|            * Count/Byte-mask. Corresponds to bits 111:108 of an SSID-to-ORB R|
|            equest Header Flit                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:P2                                   |
|            * Parity Bit 2. Corresponds to bit 107 of an SSID-to-ORB Request H|
|            eader Flit                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:RC0                                  |
|            * Routing Control Bit 0. Corresponds to bit 106 of an SSID-to-ORB |
|            Request Header Flit                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:RESERVED_105_94                      |
|            * Reserved[105:94]. Corresponds to bits 105:94 of an SSID-to-ORB R|
|            equest Header Flit                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:MDH                                  |
|            * Memory Domain Handle. Corresponds to bits 93:82 of an SSID-to-OR|
|            B Request Header Flit                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:RC2                                  |
|            * Routing Control Bit 2. Corresponds to bit 81 of an SSID-to-ORB R|
|            equest Header Flit                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:REQCMD                               |
|            * Request Command. Corresponds to bits 80:72 of an SSID-to-ORB Req|
|            uest Header Flit                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:P1                                   |
|            * Parity Bit 1. Corresponds to bit 71 of an SSID-to-ORB Request He|
|            ader Flit                                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:UV                                   |
|            * Upper Valid. Corresponds to bit 70 of an SSID-to-ORB Request Hea|
|            der Flit                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_1:ADDR_69_64                           |
|            * Address[69:64]. Corresponds to bits 69:64 of an SSID-to-ORB Requ|
|            est Header Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_2                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_2:EN                                   |
|            * Enable performance tracking comparisons for SSID-to-ORB Local Ad|
|            dress Flit or Request Header Flit                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_2:P3                                   |
|            * Parity Bit 3. Corresponds to bit 143 of an SSID-to-ORB Request H|
|            eader Flit                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_2:RC1                                  |
|            * Routing Control Bit 1. Corresponds to bit 142 of an SSID-to-ORB |
|            Request Header Flit                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_2:LSTATUS                              |
|            * Local Status. Corresponds to bits 141:136 of an SSID-to-ORB Requ|
|            est Header Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_2:RESERVED_135_128                     |
|            * Reserved[135:128]. Corresponds to bits 135:128 of an SSID-to-ORB|
|             Request Header Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:ADDR_63_36_MSK                       |
|            * Address[63:36] Mask. Corresponds to bits 63:36 of an SSID-to-ORB|
|             Request Header Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:P0_MSK                               |
|            * Parity Bit 0 Mask. Corresponds to bit 35 of an SSID-to-ORB Reque|
|            st Header Flit                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:NTT_MSK                              |
|            * Node Translation Table Enable Mask. Corresponds to bit 34 of an |
|            SSID-to-ORB Request Header Flit                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:RESERVED_33_28                       |
|            * Reserved[33:28] Mask. Corresponds to bits 33:28 of an SSID-to-OR|
|            B Request Header Flit                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:PKT_SRC_MSK                          |
|            * Packet Source Mask. Corresponds to bits 27:26 of an SSID-to-ORB |
|            Request Header Flit                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:PTAG_MSK                             |
|            * Protection Tag Mask. Corresponds to bits 25:18 of an SSID-to-ORB|
|             Request Header Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:DSTID_MSK                            |
|            * Destination Core Identifier Mask. Corresponds to bits 17:16 of a|
|            n SSID-to-ORB Request Header Flit                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_0:DST                                  |
|            * Destination Endpoint Mask. Corresponds to bits 15:0 of an SSID-t|
|            o-ORB Request Header Flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:RESERVED_127_125                     |
|            * Reserved[127:125] Mask. Corresponds to bits 127:125 of an SSID-t|
|            o-ORB Request Header Flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:SSID_MSK                             |
|            * Synchronization Sequence Identifier Mask. Corresponds to bits 12|
|            4:116 of an SSID-to-ORB Request Header Flit                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:ADDR_115_112_MSK                     |
|            * Address[115:112] Mask. Corresponds to bits 115:112 of an SSID-to|
|            -ORB Request Header Flit                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:CNT_BM_MSK                           |
|            * Count/Byte-mask Mask. Corresponds to bits 111:108 of an SSID-to-|
|            ORB Request Header Flit                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:P2_MSK                               |
|            * Parity Bit 2 Mask. Corresponds to bit 107 of an SSID-to-ORB Requ|
|            est Header Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:RC0_MSK                              |
|            * Routing Control Bit 0 Mask. Corresponds to bit 106 of an SSID-to|
|            -ORB Request Header Flit                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:RESERVED_105_94                      |
|            * Reserved[105:94] Mask. Corresponds to bits 105:94 of an SSID-to-|
|            ORB Request Header Flit                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:MDH_MSK                              |
|            * Memory Domain Handle Mask. Corresponds to bits 93:82 of an SSID-|
|            to-ORB Request Header Flit                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:RC2_MSK                              |
|            * Routing Control Bit 2 Mask. Corresponds to bit 81 of an SSID-to-|
|            ORB Request Header Flit                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:REQCMD_MSK                           |
|            * Request Command Mask. Corresponds to bits 80:72 of an SSID-to-OR|
|            B Request Header Flit                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:P1_MSK                               |
|            * Parity Bit 1 Mask. Corresponds to bit 71 of an SSID-to-ORB Reque|
|            st Header Flit                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:UV_MSK                               |
|            * Upper Valid Mask. Corresponds to bit 70 of an SSID-to-ORB Reques|
|            t Header Flit                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_1:ADDR_69_64_MSK                       |
|            * Address[69:64] Mask. Corresponds to bits 69:64 of an SSID-to-ORB|
|             Request Header Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_2                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_2:P3_MSK                               |
|            * Parity Bit 3 Mask. Corresponds to bit 143 of an SSID-to-ORB Requ|
|            est Header Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_2:RC1_MSK                              |
|            * Routing Control Bit 1 Mask. Corresponds to bit 142 HRO CWA of an|
|             SSID-to-ORB Request Header Flit                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_2:LSTATUS_MSK                          |
|            * Local Status Mask. Corresponds to bits 141:136 of HRO CWA an SSI|
|            D-to-ORB Request Header Flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_2:RESERVED_135_128                     |
|            * Reserved[135:128] Mask. Corresponds to bits HRO CWA 135:128 of a|
|            n SSID-to-ORB Request Header Flit                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_3                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_3:LADDR_63_36                          |
|            * Local Address[63:36]. Corresponds to bits 63:36 of an SSID-to-OR|
|            B Local Address Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_3:RESERVED_35_26                       |
|            * Reserved[35:26]. Corresponds to bits 35:26 of an HRO CWA SSID-to|
|            -ORB Local Address Flit                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_3:LPTAG                                |
|            * Local Protection Tag. Corresponds to bits 25:18 of an HRO CWA SS|
|            ID-to-ORB Local Address Flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_3:RESERVED_17_0                        |
|            * Reserved[17:0]. Corresponds to bits 17:0 of an HRO CWA SSID-to-O|
|            RB Request Header Flit                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:RESERVED_127_112                     |
|            * Reserved[127:112]. Corresponds to bits 127:112 of an SSID-to-ORB|
|             Local Address Flit                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:LCNT                                 |
|            * Local 32-bit Word Count minus one. Corresponds to HRO CWA |
|            bits 111:108 of an SSID-to-ORB Local Address Flit                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:RESERVED_107                         |
|            * Reserved[107]. Corresponds to bit 107 of an HRO CWA SSID-to-ORB |
|            Local Address Flit                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:FR                                   |
|            * Flagged Response. Corresponds to bit 106 of an HRO CWA SSID-to-O|
|            RB Local Address Flit                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:LADDR_105_94                         |
|            * Local Address[105:94]. Corresponds to bits 105:94 of an HRO CWA |
|            SSID-to-ORB Local Address Flit                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:LMDH                                 |
|            * Local Memory Domain Handle. Corresponds to bits HRO CWA 93:82 of|
|             an SSID-to-ORB Local Address Flit                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:RESERVED_81_72                       |
|            * Reserved[81:72]. Corresponds to bits 81:72 of an SSID-to-ORB Loc|
|            al Address Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_4:ECC0                                 |
|            * Error Correction Code 0. Corresponds to bits 71:64 of an SSID-to|
|            -ORB Local Address Flit                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_5                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_5:EN                                   |
|            * Enable performance tracking comparisons for SSID-to-ORB Local Ad|
|            dress Flit or Request Header Flit                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_5:ECC1                                 |
|            * Error Correction Code 1. Corresponds to bits 143:136 of an SSID-|
|            to-ORB Local Address Flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_5:LWC                                  |
|            * Write Combine. Corresponds to bit 135 of and HRO CWA SSID-to-ORB|
|             Local Address Flit                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_COMP_5:RESERVED_134_128                     |
|            * Reserved[134:128]. Corresponds to bits 134:128 of an HRO CWA SSI|
|            D-to-ORB Local Address Flit                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_3                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_3:LADDR_63_36_MSK                      |
|            * Local Address[63:36] Mask. Corresponds to bits 63:36 of an SSID-|
|            to-ORB Local Address Flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_3:RESERVED_35_26                       |
|            * Reserved[35:26] Mask. Corresponds to bits 35:26 of an HRO F CWA |
|            SSID-to-ORB Local Address Flit                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_3:LPTAG_MSK                            |
|            * Local Protection Tag Mask. Corresponds to bits 25:18 of HRO CWA |
|            an SSID-to-ORB Local Address Flit                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_3:RESERVED_17_0                        |
|            * Reserved[17:0] Mask. Corresponds to bits 17:0 of an HRO FFF CWA |
|            SSID-to-ORB Request Header Flit                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:RESERVED_127_112                     |
|            * Reserved[127:112] Mask. Corresponds to bits 127:112 of an SSID-t|
|            o-ORB Local Address Flit                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:LCNT_MSK                             |
|            * Local 32-bit Word Count minus one Mask. Corresponds to bit|
|            s 111:108 of an SSID-to-ORB Local Address Flit                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:RESERVED_107                         |
|            * Reserved[107] Mask. Corresponds to bit 107 of an SSID-to-ORB Loc|
|            al Address Flit                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:FR_MSK                               |
|            * Flagged Response Mask. Corresponds to bit 106 of an SSID-to-ORB |
|            Local Address Flit                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:LADDR_105_94_MSK                     |
|            * Local Address[105:94] Mask. Corresponds to bits 105:94 of an SSI|
|            D-to-ORB Local Address Flit                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:LMDH_MSK                             |
|            * Local Memory Domain Handle Mask. Corresponds to bits 93:82 of an|
|             SSID-to-ORB Local Address Flit                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:RESERVED_81_72                       |
|            * Reserved[81:72] Mask. Corresponds to bits 81:72 of an SSID-to-OR|
|            B Local Address Flit                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_4:ECC0_MSK                             |
|            * Error Correction Code 0 Mask. Corresponds to bits 71:64 of an SS|
|            ID-to-ORB Local Address Flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_5                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_5:ECC1_MSK                             |
|            * Error Correction Code 1 Mask. Corresponds to bits 143:136 of an |
|            SSID-to-ORB Local Address Flit                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_5:LWC_MSK                              |
|            * Write Combine. Corresponds to bit 135 of an SSID-to-ORB Local Ad|
|            dress Flit                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_CFG_PRF_TRK_MASK_5:RESERVED_134_128                     |
|            * Reserved[134:128] Mask. Corresponds to bits 134:128 of an SSID-t|
|            o-ORB Local Address Flit                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_TRACK_1:MAX_RSP_TIME                        |
|            Tracks the maximum response time for an outstanding request to the|
|             Aries Network                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_TRACK_1:MIN_RSP_TIME                        |
|            Tracks the minimum response time for an outstanding request to the|
|             Aries Network                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_TRACK_2                                     |
|            Tracks the sum of all response times for outstanding requests to t|
|            he Aries Network                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN01:BIN1_COUNT                       |
|            Bin 1 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN01:BIN0_COUNT                       |
|            Bin 0 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN23:BIN3_COUNT                       |
|            Bin 3 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN23:BIN2_COUNT                       |
|            Bin 2 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN45:BIN5_COUNT                       |
|            Bin 5 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN45:BIN4_COUNT                       |
|            Bin 4 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN67:BIN7_COUNT                       |
|            Bin 7 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_NET_RSP_HIST_BIN67:BIN6_COUNT                       |
|            Bin 6 count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_REQ_BYTES_SENT                                      |
|            Count of the number of bytes sent to the network                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_RSP_BYTES_RCVD                                      |
|            Count of the number of bytes received from the network            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_STALL_DURATION_EN                                   |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_STALL_DURATION_EN:ENABLE_PKTID                      |
|            * Set to enable AR_NIC_ORB_PRF_REQ_PKTID_STALL_DURATION           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_STALL_DURATION_EN:ENABLE_CRDTS                      |
|            * Set to enable AR_NIC_ORB_PRF_REQ_CRDTS_STALL_DURATION           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_REQ_PKTID_STALL_DURATION                            |
|            Duration of stalled request due to lack of packet identifiers     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_ORB_PRF_REQ_CRDTS_STALL_DURATION                            |
|            Duration of stalled request due to lack of ORB-to-NL credits      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_EN                                                 |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_EN:PRF_VC2_EN                                      |
|            * Enable register  PARB Performance Register VC2 Stall Duration   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_EN:PRF_VC1_EN                                      |
|            * Enable register  PARB Performance Register VC1 Stall Duration   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_EN:PRF_VC0_EN                                      |
|            * Enable register  PARB Performance Register VC0 Stall Duration   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_STALL_DURATION_VC0                                 |
|            VC 0 Stall duration                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_STALL_DURATION_VC1                                 |
|            VC 1 Stall duration                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_PARB_PRF_STALL_DURATION_VC2                                 |
|            VC 2 Stall duration                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_EVENT_CNTR_CTRL                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_EVENT_CNTR_CTRL:DISABLE_AUTO_UPDATE                       |
|            * Disables the auto-updating of the performance counters, turns of|
|            f widget                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_EVENT_CNTR_CTRL:ENABLE                                    |
|            * Writing a 1 enables performance counters, writing 0 disables cou|
|            nting                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_EVENT_CNTR_CTRL:CLEAR                                     |
|            * Initiates the clear sequence which clears all performance counte|
|            rs, read returns zero                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_EVENT_CNTR_CTRL:COUNTERS_CLEAR                            |
|            * This bit becomes set upon the completion of the clear sequence  |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_PCLK_EVENT_CNTR_CTRL                                      |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_PCLK_EVENT_CNTR_CTRL:DISABLE_AUTO_UPDATE                  |
|            * Disables the auto-updating of the performance counters, turns of|
|            f widget                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_PCLK_EVENT_CNTR_CTRL:ENABLE                               |
|            * Writing a 1 enables performance counters, writing 0 disables cou|
|            nting                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_PCLK_EVENT_CNTR_CTRL:CLEAR                                |
|            * Initiates the clear sequence which clears all performance counte|
|            rs, read returns zero                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PM_PCLK_EVENT_CNTR_CTRL:COUNTERS_CLEAR                       |
|            * This bit becomes set upon the completion of the clear sequence  |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_FLIT_VC0                            |
|            Flit count coming into INQ for VC0                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_FLIT_VC4                            |
|            Flit count coming into INQ for VC4                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT0_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT0_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_NQ_INCOMING_PKT_VC0_FILTER_FLIT0_CNT|
|             counts on the number of matching flits based on this setup regist|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT0_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT0_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT0_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT0_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT1_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT1_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT1_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT1_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT1_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT1_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT2_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT2_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT2_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT2_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT2_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT2_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT3_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT3_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT3_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT3_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT3_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT3_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT4_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT4_FILTERING_SETUP:ENABLE                 |
|            * When this is set, AR_RTR_PT_INQ_INCOMING_PKT_VC4_FILTER_FLIT4_CN|
|            T counts on the number of matching flits based on this setup regis|
|            ter                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT4_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT4_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT4_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT4_FILTERING_MASK:MASK                    |
|            * Mask the bits during pattern compare                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT5_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT5_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT5_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT5_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT5_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT5_FILTERING_MASK:MASK                    |
|            * Mask the bits during the pattern compare                        |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT6_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT6_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT6_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT6_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT6_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT6_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT7_FILTERING_SETUP                        |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT7_FILTERING_SETUP:ENABLE                 |
|            * Enable this compare                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT7_FILTERING_SETUP:FLIT_PTR               |
|            * Pointer indicating which flit in the packet should be compared a|
|            gainst this signature                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT7_FILTERING_SETUP:COMPARE_PATTERN        |
|            * Compare pattern with the flit specified by FLIT_PTR             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT7_FILTERING_MASK                         |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_FLIT7_FILTERING_MASK:MASK                    |
|            * Mask the bits during the patter compare                         |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT            |
|            Counts the number of incoming packets for VC0 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT            |
|            Counts the number of incoming packets for VC1 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT            |
|            Counts the number of incoming packets for VC2 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT            |
|            Counts the number of incoming packets for VC3 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT            |
|            Counts the number of incoming packets for VC4 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT            |
|            Counts the number of incoming packets for VC5 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT            |
|            Counts the number of incoming packets for VC6 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT            |
|            Counts the number of incoming packets for VC7 or counts the incomi|
|            ng flits that match AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP       |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 3 to 0                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT              |
|            Increments when an incoming flit matches flit filtering setup regi|
|            sters 7 to 4                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_REQ_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_RSP_ROWBUS_STALL_CNT                         |
|            Counts the occurrences when a row bus is not being used even when |
|            valid flits are sitting at the front of the OFIFOs but cannot be s|
|            ent to the row buffers due to resource conflict                   |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_ROWBUS_2X_USAGE_CNT                          |
|            Counts the occurrences where both paths are used simultaneously fo|
|            r delivering flits to the row buffers                             |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_INQ_PRF_PKT_TO_DEAD_LINK_CNT                         |
|            Counts the occurrences where packets are being routed toward a dea|
|            d link                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_COLBUF_PERF_STALL_RQ                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_0_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_1_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_2_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_3_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_4_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_5_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_6_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_RTR_PT_5_7_COLBUF_PERF_STALL_RS                                 |
|            The number of Lclks a valid request is stalled because of lack of |
|            credits                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL0                                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL0:FLIT_63_0                                  |
|            * Bits [63:0] of the flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL1                                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL1:FLIT_127_64                                |
|            * Bits [127:64] of the flit                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL2                                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL2:IOMMU_EN                                   |
|            * Enable this performance counter to look at incoming IOMMU reques|
|            ts                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL2:NL_EN                                      |
|            * Enable this performance counter to look at incoming NL requests |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL2:HDR                                        |
|            * 1 = Flit type is header                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL2:TAIL                                       |
|            * 1 = Flit is a tail flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_VAL2:FLIT_143_128                               |
|            * Bits [143:128] of the flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK0                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK0:FLIT_63_0                                 |
|            * Bits [63:0] of the flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK1                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK1:FLIT_127_64                               |
|            * Bits [127:64] of the flit                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK2                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK2:HDR                                       |
|            * Flit type (header/payload) To ensure atomicity, disable the coun|
|            ter (IOMMU_EN and NL_EN) before modifying the configuration       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK2:TAIL                                      |
|            * Flit is a tail flit                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_MASK2:FLIT_143_128                              |
|            * Bits [143:128] of the flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL0                                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL0:FLIT_63_0                                  |
|            * Bits [63:0] of the flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL1                                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL1:FLIT_127_64                                |
|            * Bits [127:64] of the flit                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL2                                            |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL2:EN                                         |
|            * Enable this performance counter                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL2:HDR                                        |
|            * 1 = Flit type is header                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL2:TAIL                                       |
|            * 1 = Flit is a tail flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_VAL2:FLIT_143_128                               |
|            * Bits [143:128] of the flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK0                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK0:FLIT_63_0                                 |
|            * Bits [63:0] of the flit                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK1                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK1:FLIT_127_64                               |
|            * Bits [127:64] of the flit                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK2                                           |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK2:HDR                                       |
|            * Flit type (header/payload) To ensure atomicity, disable the coun|
|            ter (EN) before modifying the configuration                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK2:TAIL                                      |
|            * Flit is a tail flit                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_MASK2:FLIT_143_128                              |
|            * Bits [143:128] of the flit                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_EN                                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_EN:PRF_RSP_DURATION_EN                              |
|            * Enable register AR_NIC_RAT_PRF_RSP_STALL_DURATION               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_EN:PRF_REQ_DURATION_EN                              |
|            * Enable register AR_NIC_RAT_PRF_REQ_STALL_DURATION               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_STALL_DURATION                                  |
|            Request stall duration                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_RSP_STALL_DURATION                                  |
|            Response stall duration                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RAT_PRF_REQ_BYTES_RCVD                                      |
|            The number of payload bytes received on the request channel       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_PRF_EVENT_CNTR_CTRL                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_PRF_EVENT_CNTR_CTRL:DISABLE_AUTO_UPDATE              |
|            * Writing a 1 disables the auto-updating of the performance counte|
|            r RAMs, turns off widget                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_PRF_EVENT_CNTR_CTRL:ENABLE                           |
|            * Writing a 1 enables performance counters, writing a 0 disables c|
|            ounting and allows all performance counters to be used as scratch |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_PRF_EVENT_CNTR_CTRL:CLEAR                            |
|            * Writing a 1 initiates the clear sequence which clears all perfor|
|            mance counters except scratch counters, read returns zero         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_PRF_EVENT_CNTR_CTRL:COUNTERS_CLEAR                   |
|            * This bit is clear during the clear sequence and becomes set upon|
|             the completion of the clear sequence                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_PRF_EVENT_CNTR                                       |
|            Event counters                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RMT_PRF_PUT_BYTES_RX                                        |
|            Count of PUT bytes received                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RMT_PRF_SEND_BYTES_RX                                       |
|            Count of BTE_Send bytes received                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PRF_EVENT_CNTR_CTRL                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PRF_EVENT_CNTR_CTRL:DISABLE_AUTO_UPDATE              |
|            * Writing a 1 disables the auto-updating of the performance counte|
|            r RAMs, turns off widget                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PRF_EVENT_CNTR_CTRL:ENABLE                           |
|            * Writing a 1 enables performance counters, writing a 0 disables c|
|            ounting and allows all performance counters to be used as scratch |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PRF_EVENT_CNTR_CTRL:CLEAR                            |
|            * Writing a 1 initiates the clear sequence which clears all perfor|
|            mance counters except scratch counters, read returns zero         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PRF_EVENT_CNTR_CTRL:COUNTERS_CLEAR                   |
|            * This bit is clear during the clear sequence and becomes set upon|
|             the completion of the clear sequence                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PRF_EVENT_CNTR                                       |
|            Event counters                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_SSID_CFG_EVENT_CNTR_FILTER                                  |
|            * Set to zero to configure default values                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_SSID_CFG_EVENT_CNTR_FILTER:CHANNEL                          |
|            * The ID of the FMA descriptor, BTE channel, or virtual CE for whi|
|            ch counting is enabled                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_SSID_CFG_EVENT_CNTR_FILTER:INITIATOR                        |
|            * Selects whether counting is enabled for a FMA descriptor, a BTE |
|            channel, or a virtual CE                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_SSID_CFG_EVENT_CNTR_FILTER:ALL_CHAN_EN                      |
|            * When set to 1, counting is enabled for all FMA descriptors, BTE |
|            channels, and virtual CEs                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_SSID_PRF_CNTR_SSIDS_IN_USE:MAX_SSIDS_IN_USE                 |
|            The maximum number of SSIDs that have been in use simultaneously s|
|            ince this register was last initialized                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_SSID_PRF_CNTR_SSIDS_IN_USE:CUR_SSIDS_IN_USE                 |
|            The number of SSIDs currently in use across all Request Channels  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_WC_PRF_RSP_BYTES_RCVD                                       |
|            Byte Count                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_WC_PRF_BUFS_VLD                                             |
|            Valid Buffers Count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_TO_NIC_0                                     |
|            Requests from PTILE 0 to NIC 0                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_TO_NIC_1                                     |
|            Requests from PTILE 0 to NIC 1                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 0 requests are stalled to NIC 0                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 0 requests are stalled to NIC 1                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 0                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 0                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_TO_NIC_0                                     |
|            Requests from PTILE 1 to NIC 0                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_TO_NIC_1                                     |
|            Requests from PTILE 1 to NIC 1                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 1 requests are stalled to NIC 0                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 1 requests are stalled to NIC 1                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 1                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 1                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_TO_NIC_0                                     |
|            Requests from PTILE 2 to NIC 0                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_TO_NIC_1                                     |
|            Requests from PTILE 2 to NIC 1                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 2 requests are stalled to NIC 0                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 2 requests are stalled to NIC 1                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 2                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 2                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_TO_NIC_0                                     |
|            Requests from PTILE 3 to NIC 0                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_TO_NIC_1                                     |
|            Requests from PTILE 3 to NIC 1                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 3 requests are stalled to NIC 0                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 3 requests are stalled to NIC 1                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 3                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 3                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_TO_NIC_2                                     |
|            Requests from PTILE 4 to NIC 2                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_TO_NIC_3                                     |
|            Requests from PTILE 4 to NIC 3                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 4 requests are stalled to NIC 2                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 4 requests are stalled to NIC 3                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 4                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 4                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_TO_NIC_2                                     |
|            Requests from PTILE 5 to NIC 2                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_TO_NIC_3                                     |
|            Requests from PTILE 5 to NIC 3                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 5 requests are stalled to NIC 2                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 5 requests are stalled to NIC 3                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 5                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 5                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_TO_NIC_2                                     |
|            Requests from PTILE 6 to NIC 2                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_TO_NIC_3                                     |
|            Requests from PTILE 6 to NIC 3                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 6 requests are stalled to NIC 2                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 6 requests are stalled to NIC 3                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 6                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 6                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_TO_NIC_2                                     |
|            Requests from PTILE 7 to NIC 2                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_TO_NIC_3                                     |
|            Requests from PTILE 7 to NIC 3                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 7 requests are stalled to NIC 2                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 7 requests are stalled to NIC 3                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_IN_NW_FLITS                                  |
|            NW request flits received from PTILE 7                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_IN_NW_PKTS                                   |
|            Request packets received from PTILE 7                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_TO_NIC_0                                     |
|            Responses from PTILE 0 to NIC 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_TO_NIC_1                                     |
|            Responses from PTILE 0 to NIC 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 0 responses are stalled to NIC 0               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 0 responses are stalled to NIC 1               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 0                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 0                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_TO_NIC_0                                     |
|            Responses from PTILE 1 to NIC 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_TO_NIC_1                                     |
|            Responses from PTILE 1 to NIC 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 1 responses are stalled to NIC 0               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 1 responses are stalled to NIC 1               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 1                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 1                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_TO_NIC_0                                     |
|            Responses from PTILE 2 to NIC 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_TO_NIC_1                                     |
|            Responses from PTILE 2 to NIC 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 2 responses are stalled to NIC 0               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 2 responses are stalled to NIC 1               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 2                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 2                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_TO_NIC_0                                     |
|            Responses from PTILE 3 to NIC 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_TO_NIC_1                                     |
|            Responses from PTILE 3 to NIC 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_TO_NIC_0_STALLED                             |
|            Clock cycles PTILE 3 responses are stalled to NIC 0               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_TO_NIC_1_STALLED                             |
|            Clock cycles PTILE 3 responses are stalled to NIC 1               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 3                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 3                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_TO_NIC_2                                     |
|            Responses from PTILE 4 to NIC 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_TO_NIC_3                                     |
|            Responses from PTILE 4 to NIC 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 4 responses are stalled to NIC 2               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 4 responses are stalled to NIC 3               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 4                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 4                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_TO_NIC_2                                     |
|            Responses from PTILE 5 to NIC 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_TO_NIC_3                                     |
|            Responses from PTILE 5 to NIC 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 5 responses are stalled to NIC 2               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 5 responses are stalled to NIC 3               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 5                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 5                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_TO_NIC_2                                     |
|            Responses from PTILE 6 to NIC 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_TO_NIC_3                                     |
|            Responses from PTILE 6 to NIC 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 6 responses are stalled to NIC 2               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 6 responses are stalled to NIC 3               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 6                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 6                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_TO_NIC_2                                     |
|            Responses from PTILE 7 to NIC 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_TO_NIC_3                                     |
|            Responses from PTILE 7 to NIC 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_TO_NIC_2_STALLED                             |
|            Clock cycles PTILE 7 responses are stalled to NIC 2               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_TO_NIC_3_STALLED                             |
|            Clock cycles PTILE 7 responses are stalled to NIC 3               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_IN_NW_FLITS                                  |
|            NW response flits received from PTILE 7                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_IN_NW_PKTS                                   |
|            Response packets received from PTILE 7                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_0_FLITS                                |
|            NIC request flits to NIC 0                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_0_PKTS                                 |
|            Request packets to NIC 0                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_0_STALLED                              |
|            Clocks all request PTILEs have stalled to NIC 0                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_1_FLITS                                |
|            NIC request flits to NIC 1                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_1_PKTS                                 |
|            Request packets to NIC 1                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_1_STALLED                              |
|            Clocks all request PTILEs have stalled to NIC 1                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_2_FLITS                                |
|            NIC request flits to NIC 2                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_2_PKTS                                 |
|            Request packets to NIC 2                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_2_STALLED                              |
|            Clocks all request PTILEs have stalled to NIC 2                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_3_FLITS                                |
|            NIC request flits to NIC 3                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_3_PKTS                                 |
|            Request packets to NIC 3                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_PTILES_TO_NIC_3_STALLED                              |
|            Clocks all request PTILEs have stalled to NIC 3                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_0_FLITS                                |
|            NIC response flits to NIC 0                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_0_PKTS                                 |
|            Response packets to NIC 0                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_0_STALLED                              |
|            Clocks all response PTILEs have stalled to NIC 0                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_1_FLITS                                |
|            NIC response flits to NIC 1                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_1_PKTS                                 |
|            Response packets to NIC 1                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_1_STALLED                              |
|            Clocks all response PTILEs have stalled to NIC 1                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_2_FLITS                                |
|            NIC response flits to NIC 2                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_2_PKTS                                 |
|            Response packets to NIC 2                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_2_STALLED                              |
|            Clocks all response PTILEs have stalled to NIC 2                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_3_FLITS                                |
|            NIC response flits to NIC 3                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_3_PKTS                                 |
|            Response packets to NIC 3                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_PTILES_TO_NIC_3_STALLED                              |
|            Clocks all response PTILEs have stalled to NIC 3                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_0                                     |
|            Requests from NIC 0 to PTILE 0                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_0                                     |
|            Requests from NIC 1 to PTILE 0                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_0_STALLED                             |
|            Clock cycles NIC 0 requests are stalled to PTILE 0                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_0_STALLED                             |
|            Clock cycles NIC 1 requests are stalled to PTILE 0                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 0                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_1                                     |
|            Requests from NIC 0 to PTILE 1                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_1                                     |
|            Requests from NIC 1 to PTILE 1                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_1_STALLED                             |
|            Clock cycles NIC 0 requests are stalled to PTILE 1                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_1_STALLED                             |
|            Clock cycles NIC 1 requests are stalled to PTILE 1                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 1                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_2                                     |
|            Requests from NIC 0 to PTILE 2                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_2                                     |
|            Requests from NIC 1 to PTILE 2                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_2_STALLED                             |
|            Clock cycles NIC 0 requests are stalled to PTILE 2                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_2_STALLED                             |
|            Clock cycles NIC 1 requests are stalled to PTILE 2                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 2                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_3                                     |
|            Requests from NIC 0 to PTILE 3                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_3                                     |
|            Requests from NIC 1 to PTILE 3                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_REQ_TO_PTILE_3_STALLED                             |
|            Clock cycles NIC 0 requests are stalled to PTILE 3                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_REQ_TO_PTILE_3_STALLED                             |
|            Clock cycles NIC 1 requests are stalled to PTILE 3                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 3                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_4                                     |
|            Requests from NIC 2 to PTILE 4                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_4                                     |
|            Requests from NIC 3 to PTILE 4                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_4_STALLED                             |
|            Clock cycles NIC 2 requests are stalled to PTILE 4                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_4_STALLED                             |
|            Clock cycles NIC 3 requests are stalled to PTILE 4                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 4                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 4                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_5                                     |
|            Requests from NIC 2 to PTILE 5                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_5                                     |
|            Requests from NIC 3 to PTILE 5                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_5_STALLED                             |
|            Clock cycles NIC 2 requests are stalled to PTILE 5                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_5_STALLED                             |
|            Clock cycles NIC 3 requests are stalled to PTILE 5                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_OUT_NW_PKTS                                  |
|            NW request flits sent to PTILE 5                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_REQ_OUT_NW_FLITS                                 |
|            Request packets sent to PTILE 5                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_6                                     |
|            Requests from NIC 2 to PTILE 6                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_6                                     |
|            Requests from NIC 3 to PTILE 6                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_6_STALLED                             |
|            Clock cycles NIC 2 requests are stalled to PTILE 6                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_6_STALLED                             |
|            Clock cycles NIC 3 requests are stalled to PTILE 6                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 6                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 6                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_7                                     |
|            Requests from NIC 2 to PTILE 7                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_7                                     |
|            Requests from NIC 3 to PTILE 7                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_REQ_TO_PTILE_7_STALLED                             |
|            Clock cycles NIC 2 requests are stalled to PTILE 7                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_REQ_TO_PTILE_7_STALLED                             |
|            Clock cycles NIC 3 requests are stalled to PTILE 7                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_OUT_NW_FLITS                                 |
|            NW request flits sent to PTILE 7                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_REQ_OUT_NW_PKTS                                  |
|            Request packets sent to PTILE 7                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_0                                     |
|            Responses from NIC 0 to PTILE 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_0                                     |
|            Responses from NIC 1 to PTILE 0                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_0_STALLED                             |
|            Clock cycles NIC 0 responses are stalled to PTILE 0               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_0_STALLED                             |
|            Clock cycles NIC 1 responses are stalled to PTILE 0               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 0                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_0_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 0                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_1                                     |
|            Responses from NIC 0 to PTILE 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_1                                     |
|            Responses from NIC 1 to PTILE 1                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_1_STALLED                             |
|            Clock cycles NIC 0 responses are stalled to PTILE 1               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_1_STALLED                             |
|            Clock cycles NIC 1 responses are stalled to PTILE 1               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 1                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_1_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 1                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_2                                     |
|            Responses from NIC 0 to PTILE 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_2                                     |
|            Responses from NIC 1 to PTILE 2                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_2_STALLED                             |
|            Clock cycles NIC 0 responses are stalled to PTILE 2               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_2_STALLED                             |
|            Clock cycles NIC 1 responses are stalled to PTILE 2               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 2                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_2_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 2                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_3                                     |
|            Responses from NIC 0 to PTILE 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_3                                     |
|            Responses from NIC 1 to PTILE 3                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_0_RSP_TO_PTILE_3_STALLED                             |
|            Clock cycles NIC 0 responses are stalled to PTILE 3               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_1_RSP_TO_PTILE_3_STALLED                             |
|            Clock cycles NIC 1 responses are stalled to PTILE 3               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 3                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_3_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 3                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_4                                     |
|            Responses from NIC 2 to PTILE 4                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_4                                     |
|            Responses from NIC 3 to PTILE 4                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_4_STALLED                             |
|            Clock cycles NIC 2 responses are stalled to PTILE 4               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_4_STALLED                             |
|            Clock cycles NIC 3 responses are stalled to PTILE 4               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 4                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_4_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 4                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_5                                     |
|            Responses from NIC 2 to PTILE 5                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_5                                     |
|            Responses from NIC 3 to PTILE 5                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_5_STALLED                             |
|            Clock cycles NIC 2 responses are stalled to PTILE 5               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_5_STALLED                             |
|            Clock cycles NIC 3 responses are stalled to PTILE 5               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 5                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_5_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 5                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_6                                     |
|            Responses from NIC 2 to PTILE 6                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_6                                     |
|            Responses from NIC 3 to PTILE 6                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_6_STALLED                             |
|            Clock cycles NIC 2 responses are stalled to PTILE 6               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_6_STALLED                             |
|            Clock cycles NIC 3 responses are stalled to PTILE 6               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 6                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_6_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 6                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_7                                     |
|            Responses from NIC 2 to PTILE 7                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_7                                     |
|            Responses from NIC 3 to PTILE 7                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_2_RSP_TO_PTILE_7_STALLED                             |
|            Clock cycles NIC 2 responses are stalled to PTILE 7               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_NIC_3_RSP_TO_PTILE_7_STALLED                             |
|            Clock cycles NIC 3 responses are stalled to PTILE 7               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_OUT_NW_FLITS                                 |
|            NW response flits sent to PTILE 7                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_PTILE_7_RSP_OUT_NW_PKTS                                  |
|            Response packets sent to PTILE 7                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_0_TO_PTILES_FLITS                                |
|            NIC request flits from NIC 0                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_0_TO_PTILES_PKTS                                 |
|            Request packets from NIC 0                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_0_TO_PTILES_STALLED                              |
|            CPs requests from NIC 0 have stalled to all PTILEs                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_1_TO_PTILES_FLITS                                |
|            NIC request flits from NIC 1                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_1_TO_PTILES_PKTS                                 |
|            Request packets from NIC 1                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_1_TO_PTILES_STALLED                              |
|            CPs requests from NIC 1 have stalled to all PTILEs                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_2_TO_PTILES_FLITS                                |
|            NIC request flits from NIC 2                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_2_TO_PTILES_PKTS                                 |
|            Request packets from NIC 2                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_2_TO_PTILES_STALLED                              |
|            CPs requests from NIC 2 have stalled to all PTILEs                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_3_TO_PTILES_FLITS                                |
|            NIC request flits from NIC 3                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_3_TO_PTILES_PKTS                                 |
|            Request packets from NIC 3                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_REQ_NIC_3_TO_PTILES_STALLED                              |
|            CPs requests from NIC 3 have stalled to all PTILEs                |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_0_TO_PTILES_FLITS                                |
|            NIC response flits from NIC 0                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_0_TO_PTILES_PKTS                                 |
|            Response packets from NIC 0                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_0_TO_PTILES_STALLED                              |
|            CPs responses from NIC 0 have stalled to all PTILEs               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_1_TO_PTILES_FLITS                                |
|            NIC response flits from NIC 1                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_1_TO_PTILES_PKTS                                 |
|            Response packets from NIC 1                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_1_TO_PTILES_STALLED                              |
|            CPs responses from NIC 1 have stalled to all PTILEs               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_2_TO_PTILES_FLITS                                |
|            NIC response flits from NIC 2                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_2_TO_PTILES_PKTS                                 |
|            Response packets from NIC 2                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_2_TO_PTILES_STALLED                              |
|            CPs responses from NIC 2 have stalled to all PTILEs               |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_3_TO_PTILES_FLITS                                |
|            NIC response flits from NIC 3                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_3_TO_PTILES_PKTS                                 |
|            Response packets from NIC 3                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NL_PRF_RSP_NIC_3_TO_PTILES_STALLED                              |
|            CPs responses from NIC 3 have stalled to all PTILEs               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NETMON_EVENT_CNTR_TRIGGER0                           |
|            TRIGGER 0 count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NETMON_EVENT_CNTR_TRIGGER1                           |
|            TRIGGER 1 count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_RAT_TRANSLATIONS                      |
|            RAT translation count                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_RAT_STALLED                           |
|            RAT stalled count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_RAT_BLOCKED                           |
|            RAT blocked count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_CQ_TRANSLATIONS                       |
|            CQ translation count                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_CQ_STALLED                            |
|            CQ stalled count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_CQ_BLOCKED                            |
|            CQ blocked count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_BTE_TRANSLATIONS                      |
|            BTE translation count                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_BTE_STALLED                           |
|            BTE stalled count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_BTE_BLOCKED                           |
|            BTE blocked count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_PIPELINE_STALLED                      |
|            Translation pipeline stalls                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_MDDT0_SBE                             |
|            SBEs in MDDT RAM 0                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_MDDT0_MBE                             |
|            MBEs in MDDT RAM 0                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_MDDT1_SBE                             |
|            SBEs in MDDT RAM 1                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_MDDT1_MBE                             |
|            MBEs in MDDT RAM 1                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_PTT_SBE                               |
|            SBEs in PTT RAM                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_NAT_EVENT_CNTR_PTT_MBE                               |
|            MBEs in PTT RAM                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_REDUCT_SCAT0                           |
|            Channel 0 Reduction/Scatter count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_REDUCT_SCAT1                           |
|            Channel 1 Reduction/Scatter count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_REDUCT_SCAT2                           |
|            Channel 2 Reduction/Scatter count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_REDUCT_SCAT3                           |
|            Channel 3 Reduction/Scatter count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_DFLIT_SBE                              |
|            SBE data flit count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_DFLIT_MBE                              |
|            MBE data flit count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_CONFIG_SBE                             |
|            Config MMR SBE count                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_CONFIG_MBE                             |
|            Config MMR MBE count                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_HEADER_PC                              |
|            Header flit parity error count                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_CE_EVENT_CNTR_BAD_REQS                               |
|            Rejected request count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_ALLOCATIONS                          |
|            Successful SSID allocations across all source blocks (FMA, BTE, CE|
|            )                                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_NO_SSID                              |
|            Out of SSIDs events                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_NO_SSID_DURATN                       |
|            Out of SSIDs duration                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_REQ_STALLED_DURATN                   |
|            Stalled requests duration                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_DSMN_OPTIMAL                         |
|            Optimally completed DSMN transactions                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_DSMN_SUBOPTIMAL                      |
|            Suboptimally completed DSMN transactions                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_BTESEND_SUCCESSFUL                   |
|            Successfully completed BTE_Send transactions                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_BTESEND_UNSUCCESSFUL                 |
|            Unsuccessfully completed BTE_Send transactions                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_NO_DEST_NOTIFY                       |
|            Transactions completed without destination notification           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_LATE_FIRST_REQRSP                    |
|            Transactions completed with late response arrival                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_INTENTIONAL_TIMEOUT                  |
|            Transactions completed with an intentional SSID entry timeout     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_LREQ_ERR_HSS                         |
|            Local request errors of interest to HSS                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_LREQ_ERR_OS                          |
|            Local request errors of interest to OS                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_RREQ_HSS                             |
|            Remote request errors of interest to HSS                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_RREQ_OS                              |
|            Remote request errors of interest to OS                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_RSP_HSS                              |
|            Response errors of interest to HSS                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_RSP_OS                               |
|            Response errors of interest to OS                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_STALE_SSID                           |
|            Stale SSID entries count                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_SEQ_ERR_HSS                          |
|            Sequence errors of interest to HSS                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_SEQ_ERR_OS                           |
|            Sequence errors of interest to OS                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_UNEXPTD_RSP                          |
|            Unexpected response                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_MEM_ERR_CORR                         |
|            Correctable memory errors                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_MEM_ERR_UNCORR                       |
|            Uncorrectable memory errors                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_CORRUPT_REQ_HD                       |
|            Request packets with corrupt head flits                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_CORR_REQ_PAYLD_ERR                   |
|            Correctable errors in request packet payload flits                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_UNCORR_REQ_PAYLD_ERR                 |
|            Uncorrectable errors in request packet payload flits              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_REQ_LEN_ERR                          |
|            Request packets with incorrect length                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_CORRUPT_RSP                          |
|            Corrupt response head flits                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_SSID_EVENT_CNTR_BYPASSED_REQ                         |
|            Good request packets not forwarded toward network                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_REQ_FLITS                             |
|            ORB request flits event count                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_REQ_PKTS                              |
|            ORB request packets event count                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_REQ_STALLED                           |
|            ORB request stalled event count                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_NET_TRACK                         |
|            ORB response packets tracked count                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_FLITS                             |
|            ORB response flits event count                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_PKTS                              |
|            ORB response packets event count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_STALLED                           |
|            ORB response stalled event count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_BLOCKED                           |
|            ORB response blocked event count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_BLOCKED_PKT_GEN                   |
|            ORB response blocked due to GET packet generation event count     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_ORD_RAM_READ                          |
|            ORB response packets read from ORD event count                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_NTT_SBE                               |
|            ORB NTT SBE event count                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_NTT_MBE                               |
|            ORB NTT MBE event count                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_PTT_SBE                               |
|            ORB PTT SBE event count                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_PTT_MBE                               |
|            ORB PTT MBE event count                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_REQ_FIFO_SBE                          |
|            ORB request FIFO SBE event count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_REQ_FIFO_MBE                          |
|            ORB request FIFO MBE event count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_REQ_FIFO_PE                           |
|            ORB request FIFO PE event count                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_FIFO_SBE                          |
|            ORB response FIFO SBE event count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_FIFO_MBE                          |
|            ORB response FIFO MBE count                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_FIFO_PE                           |
|            ORB response FIFO PE event count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_RSP_FIFO_SPKT                         |
|            Response FIFO super packet count                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_ORD_SBE                               |
|            ORB outstanding request data RAM SBE event count                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_ORD_MBE                               |
|            ORB outstanding request data RAM MBE event count                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_SCRUB_CNT                             |
|            ORB Scrub entry count                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_NO_ENTRY                              |
|            No entry in ORD event count                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_CMD_MISMATCH                          |
|            Command mismatch event count                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_ILLEGAL_PKTID                         |
|            Illegal packet ID in response count                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_ORB_EVENT_CNTR_ILLEGAL_LSTATUS                       |
|            Illegal local status in response count                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_NL_PKTS                               |
|            NL packet count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_NL_FLITS                              |
|            NL flit count                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_NL_BLOCKED                            |
|            NL blocked count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_IOMMU_PKTS                            |
|            IOMMU packet count                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_IOMMU_FLITS                           |
|            IOMMU flit count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_IOMMU_BLOCKED                         |
|            IOMMU blocked count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_STALLED                           |
|            Request channel (NL or IOMMU) stalled count                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_ORB_PKTS                              |
|            ORB packet count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_ORB_FLITS                             |
|            ORB flit count                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_STALLED                           |
|            ResponseChannel (ORB) stalled count                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_PARITY_INPUT                      |
|            Parity error in request packet input (excludes IOMMU)             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_PARITY_INPUT                      |
|            Parity error in response packet input                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_PARITY_OUTPUT                     |
|            Parity error in request packet output (includes IOMMU)            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_PARITY_OUTPUT                     |
|            Parity error in response packet output                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_XLAT_ERR                          |
|            Translation error in request (detected in output processing)      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_PAYLD_ERR                         |
|            Payload error in request (detected in output processing)          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_XLAT_ERR                          |
|            Translation error in response (detected in output processing)     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_PAYLD_ERR                         |
|            Payload error in response (detected in output processing)         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_IOMMU_PARITY_INPUT                    |
|            Parity error in IOMMU request packet input                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_IOMMU_DROP_INPUT                      |
|            IOMMU request was dropped during input processing (e.g. invalid co|
|            mmand)                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_IOMMU_PAYLD_ERR                       |
|            Payload error in IOMMU request (detected in output processing)    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_MALFORMED                         |
|            Malformed request packet (detected in input processing)           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_INV_CMD                           |
|            Invalid command in request (detected in input processing)         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_MALFORMED                         |
|            Malformed response packet (detected in input processing)          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_INV_CMD                           |
|            Invalid command in response (detected in input processing)        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_REQ_FLIT                              |
|            Configurable performance counter, request channel (includes IOMMU)|
|                                                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_RAT_EVENT_CNTR_RSP_FLIT                              |
|            Configurable performance counter, response channel                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_CE_FLITS                             |
|            CE flit count                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_CE_PKTS                              |
|            CE packet count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_CE_BLOCKED                           |
|            CE blocked count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_BTE_FLITS                            |
|            BTE flit count                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_BTE_PKTS                             |
|            BTE packet count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_BTE_BLOCKED                          |
|            BTE blocked count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_DLA_FLITS                            |
|            DLA flit count                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_DLA_PKTS                             |
|            DLA packet count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_DLA_BLOCKED                          |
|            DLA blocked count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_SSID_FLITS                           |
|            SSID flit count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_SSID_PKTS                            |
|            SSID packet count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_NETMON_TARB_EVENT_CNTR_SSID_STALLED                         |
|            SSID stalled count                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_REQMON_EVENT_CNTR_TRIGGER0                           |
|            TRIGGER 0 count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_REQMON_EVENT_CNTR_TRIGGER1                           |
|            TRIGGER 1 count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NET_PKT0                              |
|            BTE Channel 0 network packets                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NET_PKT1                              |
|            BTE Channel 1 network packets                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NET_PKT2                              |
|            BTE Channel 2 network packets                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NET_PKT3                              |
|            BTE Channel 3 network packets                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_DESC0                                 |
|            BTE Channel 0 TX descriptors processed                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_DESC1                                 |
|            BTE Channel 1 TX descriptors processed                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_DESC2                                 |
|            BTE Channel 2 TX descriptors processed                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_DESC3                                 |
|            BTE Channel 3 TX descriptors processed                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PROC_TIME0                            |
|            BTE Channel 0 descriptor processing time                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PROC_TIME1                            |
|            BTE Channel 1 descriptor processing time                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PROC_TIME2                            |
|            BTE Channel 2 descriptor processing time                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PROC_TIME3                            |
|            BTE Channel 3 descriptor processing time                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_TARB_FLT_BLK                          |
|            TARB flits blocked (ready to send, but no flit credits)           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_TARB_PKT_BLK                          |
|            TARB packets blocked (ready to send, but no packet credits)       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PARB_WR_FLT_BLK                       |
|            PARB write flits blocked (ready to send, but no flit credits)     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PARB_RD_FLT_BLK                       |
|            PARB read flits blocked (ready to send, but no flit credits)      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PARB_RD_PKT_BLK                       |
|            PARB read packets blocked (ready to send, but no packet credits)  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_REQ0                               |
|            BTE Channel 0 read request packets set                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_REQ1                               |
|            BTE Channel 1 read request packets set                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_REQ2                               |
|            BTE Channel 2 read request packets set                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_REQ3                               |
|            BTE Channel 3 read request packets set                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_RSP0                               |
|            BTE Channel 0 read response packets received                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_RSP1                               |
|            BTE Channel 1 read response packets received                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_RSP2                               |
|            BTE Channel 2 read response packets received                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_RD_RSP3                               |
|            BTE Channel 3 read response packets received                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PI_RD_RSP_ERR0                        |
|            Channel 0 PI read response errors                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PI_RD_RSP_ERR1                        |
|            Channel 1 PI read response errors                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PI_RD_RSP_ERR2                        |
|            Channel 2 PI read response errors                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_PI_RD_RSP_ERR3                        |
|            Channel 3 PI read response errors                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NAT_ERR0                              |
|            Channel 0 NAT errors                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NAT_ERR1                              |
|            Channel 1 NAT errors                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NAT_ERR2                              |
|            Channel 2 NAT errors                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_NAT_ERR3                              |
|            Channel 3 NAT errors                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_TIMEOUT_ERR0                          |
|            Channel 0 timeout errors                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_TIMEOUT_ERR1                          |
|            Channel 1 timeout errors                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_TIMEOUT_ERR2                          |
|            Channel 2 timeout errors                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_TIMEOUT_ERR3                          |
|            Channel 3 timeout errors                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_UNCORRECTABLE_ERR0                    |
|            Channel 0 uncorrectable errors                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_UNCORRECTABLE_ERR1                    |
|            Channel 1 uncorrectable errors                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_UNCORRECTABLE_ERR2                    |
|            Channel 2 uncorrectable errors                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_UNCORRECTABLE_ERR3                    |
|            Channel 3 uncorrectable errors                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_INV_CMD0                              |
|            Channel 0 Invalid command errors                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_INV_CMD1                              |
|            Channel 1 Invalid command errors                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_INV_CMD2                              |
|            Channel 2 Invalid command errors                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_INV_CMD3                              |
|            Channel 3 Invalid command errors                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_BTE_EVENT_CNTR_AGGREGATED_CQE                        |
|            Aggregated FMAL CQEs                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_PKT                                   |
|            FMA to TARB packets                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_FLIT                                  |
|            FMA to DLA flits                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_TARB_STALLED                          |
|            FMA to DLA stalls                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_PI_PKT                                |
|            Processor interface packets                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_PI_FLIT                               |
|            Processor interface flits                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_CQ                                    |
|            CQ read index updates                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_CQ_STALL                              |
|            CQ read index update stalls                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_GET_REQ                               |
|            Network GET requests                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_FAMO_REQ                              |
|            Fetching AMO requests                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_PUT_REQ                               |
|            Network PUT requests                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_NFAMO_REQ                             |
|            Non-fetching AMO requests                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_HDR_PERR                              |
|            Header flit parity errors                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_DATA_MBE                              |
|            Uncorrectable data flit errors                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_DESC_MBE                              |
|            Uncorrectable descriptor errors                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_INV_CMD                               |
|            Invalid command errors                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_FMA_EVENT_CNTR_TDATA_SBE                             |
|            TARB data buffer SBEs                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_LO_CD_ALLOC_PASS                      |
|            Successful low priority CD allocations                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_LO_CD_ALLOC_FAIL                      |
|            Unsuccessful low priority CD allocations                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_HI_CD_ALLOC_PASS                      |
|            Successful high priority CD allocations                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_HI_CD_ALLOC_FAIL                      |
|            Unsuccessful high priority CD allocations                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_PR_ALLOC_PASS                         |
|            Successful high priority CD allocations                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_PR_ALLOC_FAIL                         |
|            Unsuccessful high priority CD allocations                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_HDR_PERR                              |
|            Header flit parity error                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_DATA_MBE                              |
|            Data flit MBE                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_FIFO_HDR_MBE                          |
|            MBE on packet header removed from FIFO                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_FIFO_ENQ_PKT                          |
|            Packet intended for FIFO                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_LO_CD_ENQ                             |
|            FIFO Enqueued low priority controlled discard packet              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_HI_CD_ENQ                             |
|            FIFO Enqueued high priority controlled discard packet             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_PR_ENQ                                |
|            FIFO Enqueued persistent reservation packet                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_FMA_PKT_ERR                           |
|            AllocSSID, SyncComplete, or DLAMARKER request packet received from|
|             FMA with an lstatus of A_STATUS_FMA_UNCORRECTABLE or A_STATUS_DAT|
|            A_ERR                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_DLA_EVENT_CNTR_TARB_STALLED                          |
|            DLA to TARB stalls                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ0_PKT                              |
|            Packet sent from normal request queue                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ0_FLIT                             |
|            Flit sent from normal request queue                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ0_STALL                            |
|            Stalling normal request queue                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ0_BLOCK                            |
|            Blocking normal request queue                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ1_PKT                              |
|            Packet sent from AMO-generated request queue (each packet is two f|
|            lits)                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ1_STALL                            |
|            Stalling AMO-generated request                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_REQ1_BLOCK                            |
|            Blocking AMO-generated request queue                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_RSP0_PKT                              |
|            Packet sent from normal response queue                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_RSP0_FLIT                             |
|            Flit sent from normal response queue                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_RSP0_BLOCK                            |
|            Blocking normal response queue                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_RSP1_PKT                              |
|            Packet sent from AMO-generated response queue                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_RSP1_FLIT                             |
|            Flit sent from AMO-generated response queue                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_RSP1_BLOCK                            |
|            Blocking AMO-generated response queue                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_AMO_DONE                              |
|            AMO requests processed                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_AMO_HIT                               |
|            Hits in AMO cache (AMO requests only)                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_AMO_MISS                              |
|            Misses in AMO cache (AMO requests only, generate fill requests)   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_STALL_MATCH                           |
|            Stalls due to a match in the cache                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_STALL_FLUSH                           |
|            Stalls due to flushing the cache                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_STALL_FULL                            |
|            Stalls due to the cache being full                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_STALL_ORDERED                         |
|            Stalls waiting for the cache to become clean                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_FILL_RSP                              |
|            Fill responses received                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_INVALIDATE                            |
|            Cache invalidations (capacity)                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_REQ_PARITY                        |
|            Parity errors on requests                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_REQ_SBE                           |
|            SBEs in AMO request payload                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_REQ_MBE                           |
|            MBEs in AMO request payload                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_RSP_PARITY                        |
|            Parity errors on responses                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_RSP_SBE                           |
|            SBEs in fill response payload                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_DATASTORE_WR_POISON                   |
|            Datastore was written with poisoned fill data                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_DATASTORE_RD_POISON                   |
|            Datastore was read with poisoned fill data                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_REQLIST_SBE                       |
|            SBEs in request list                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_ERR_REQLIST_MBE                       |
|            MBEs in request list                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_AMO_EVENT_CNTR_TIMEOUT_ARM                           |
|            Cycles spent in this pre-timeout state                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_RAT_GETRESP                            |
|            GetResp or FetchingAMOResp packets received from RAT              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_PARB_PUT                               |
|            Put packets sent to PARB                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_WC_IN                                  |
|            Packets entering the write combining buffers                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_WC_OUT                                 |
|            Packets exiting the write combining buffers                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUF0_ALLOCATION                        |
|            Buffer allocations that have been done in write combining buffer b|
|            lock 0                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUF0_COMBINE                           |
|            Times a buffer has combined in write combining buffer block 0     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUF0_EVICTION                          |
|            Evictions that have been done in write combining buffer block 0   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUF1_ALLOCATION                        |
|            Buffer allocations that have been done in write combining buffer b|
|            lock 1                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUF1_COMBINE                           |
|            Times a buffer has combined in write combining buffer block 1     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUF1_EVICTION                          |
|            Evictions that have been done in write combining buffer block 1   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_TAG_PBE                                |
|            TAG PBEs                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_NTWK_RSP_HDR_PBE                       |
|            Network response header PBEs                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_RSPIN0_HDR_PBE                         |
|            Buffer block 0 Rspin FIFO header PBEs                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_RSPIN1_HDR_PBE                         |
|            Buffer block 1 Rspin FIFO header PBEs                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_REQMON_WC_EVENT_CNTR_BUFFER_TIMEOUT                         |
|            Buffer timeouts                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RSPMON_EVENT_CNTR_TRIGGER0                           |
|            TRIGGER 0 count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RSPMON_EVENT_CNTR_TRIGGER1                           |
|            TRIGGER 1 count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_SSID                                   |
|            SSID requests to CQ                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_BTE                                    |
|            BTE requests to CQ                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DLA                                    |
|            DLA requests to CQ                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_RMT                                    |
|            RMT requests to CQ                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_FMA                                    |
|            FMA read index update requests to CQ                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_SSID_STALLED                           |
|            Clocks when SSID event is stalled due to not enough CAM entries   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_BTE_STALLED                            |
|            Clocks when BTE event is stalled due to not enough CAM entries    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DLA_STALLED                            |
|            Clocks when DLA event is stalled due to not enough CAM entries    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_RMT_STALLED                            |
|            Clocks when RMT event is stalled due to not enough CAM entries    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_SSID_BLOCKED                           |
|            Clocks when SSID event is blocked from leaving the SSID input buff|
|            er                                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_BTE_BLOCKED                            |
|            Clocks when BTE event is blocked from leaving the BTE input buffer|
|                                                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DLA_BLOCKED                            |
|            Clocks when DLA event is blocked from leaving the DLA input buffer|
|                                                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_RMT_BLOCKED                            |
|            Clocks when RMTevent is blocked from leaving the RMT input buffer |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_SSID_DROPPED                           |
|            Dropped SSID completion queue events                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_BTE_DROPPED                            |
|            Dropped BTE completion queue events                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DLA_DROPPED                            |
|            Dropped DLA completion queue events                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_RMT_DROPPED                            |
|            Dropped RMT completion queue events                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_NPT_PKT                                |
|            CQ NPT packets                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_NPT_FLIT                               |
|            CQ NPT flits                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_NPT_STALLED                            |
|            Clocks when NPT packet is stalled due to not enough credits       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_SBE0                          |
|            CQ descriptor table RAM 0 uncorrectable errors                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_SBE1                          |
|            CQ descriptor table RAM 1 uncorrectable errors                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_SBE2                          |
|            CQ descriptor table RAM 2 uncorrectable errors                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_SBE3                          |
|            CQ descriptor table RAM 3 uncorrectable errors                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_MBE0                          |
|            CQ descriptor table RAM 0 correctable errors                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_MBE1                          |
|            CQ descriptor table RAM 1 correctable errors                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_MBE2                          |
|            CQ descriptor table RAM 2 correctable errors                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DESC_TBL_MBE3                          |
|            CQ descriptor table RAM 3 correctable errors                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_RMT_INPUT_RMT_DATA_PARITY_ERR          |
|            RMT input RMT data buffer parity error count                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_RMT_INPUT_EVENT_DATA_PARITY_ERR        |
|            RMT input event data buffer parity error count                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_DLA_INPUT_EVENT_DATA_PARITY_ERR        |
|            DLA input event data buffer parity error count                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_BTE_INPUT_EVENT_DATA_PARITY_ERR        |
|            BTE input event data buffer parity error count                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_SSID_INPUT_EVENT_DATA_PARITY_ERR       |
|            SSID input event data buffer parity error count                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_CQ_EVENT_CNTR_TRANS_CMP_Q_PARITY_ERR                 |
|            Translation complete Q parity error count                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_INQ_PARITY                            |
|            Input queue header flit parity error count                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PAYLOAD_SBE                           |
|            Payload flit SBE count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PAYLOAD_MBE                           |
|            Payload flit MBE count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEQ_TBL_SBE                           |
|            Sequence table SBE count                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEQ_TBL_MBE                           |
|            Sequence table MBE count                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_DESC_TBL_SBE                          |
|            Rx descriptor table SBE count                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_DESC_TBL_MBE                          |
|            Rx descriptor table MBE count                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_UNDELIVERABLE_CQE                     |
|            Undeliverable CQE (due to errored or malformed CQWrite or MsgRcvCo|
|            mplete) count                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PUT_CAM_FILLS                         |
|            PUT/MsgSendComplete CAM fill count                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PUT_CAM_MISSES                        |
|            PUT/MsgSendComplete CAM miss count                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PUT_CAM_EVICTS                        |
|            DSMN Sequence CAM evict count                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PUT_CAM_HITS                          |
|            PUT/MsgSendComplete CAM hit count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PUT_MBE_EVICTS                        |
|            DSMN Sequence CAM MBE evict count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_PUT_TIMEOUTS                          |
|            DSMN Sequence CAM MBE timeout count                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_RCV_COMPLETES                         |
|            MsgRcvComplete count                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEND_CAM_FILLS                        |
|            BTE_Send/BTE_SendComplete CAM fill count                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEND_CAM_MISSES                       |
|            BTE_Send/BTE_SendComplete CAM miss count                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEND_CAM_EVICTS                       |
|            BTE_Send Sequence CAM evict count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEND_CAM_HITS                         |
|            BTE_Send/BTE_SendComplete CAM hit count                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEND_MBE_EVICTS                       |
|            BTE_Send Sequence CAM MBE evict count                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_SEND_TIMEOUTS                         |
|            BTE_Send Sequence CAM MBE timeout count                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_RMT_EVENT_CNTR_ABORTS                                |
|            Abort count                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_IDLE                                |
|            IOMMU Idle                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_TR_RCVD                             |
|            Translation requests received                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_TR_1LVL_RSP                         |
|            One level translation requests completed                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_TR_2LVL_RSP                         |
|            Two level translation requests completed                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_IOPF_PTE                            |
|            IO page fault invalid page table entry                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_IOPF_TC                             |
|            IO page fault invalid translation context                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_IOPF_ACCESS                         |
|            IO page fault incorrect access permissions                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_PTEC_HIT                            |
|            Page table entry cache hits                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_PTEC_MISS                           |
|            Page table entry cache misses                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_PTEC_EVICT                          |
|            Page table entry cache                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_PTEC_INVAL                          |
|            Page table entry cache invalidations                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_STALL_PTEC_CA                       |
|            Stalls for page table entry cache cant allocate an entry (all w|
|            ays pending)                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_OFB_CA                              |
|            Stalls for page table entry cache outstanding fetch buffer allocat|
|            ion                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_PTE_RF                              |
|            Page table entry re-fetches for PTE not present                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_PTE_INV                             |
|            Page table entry cache entry invalidations                        |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_IOMMU_EVENT_CNTR_EVENTS                              |
|            Events logged                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_BTE_RD_PKTS                          |
|            BTE read packet count                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_BTE_RD_FLITS                         |
|            BTE read flit count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_BTE_RD_BLOCKED                       |
|            BTE read blocked count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_BTE_WR_PKTS                          |
|            BTE write packet count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_BTE_WR_FLITS                         |
|            BTE write flit count                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_BTE_WR_BLOCKED                       |
|            BTE write blocked count                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_AMO_PKTS                             |
|            AMO packet count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_AMO_FLITS                            |
|            AMO flit count                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_AMO_BLOCKED                          |
|            AMO blocked count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_WC_PKTS                              |
|            WC packet count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_WC_FLITS                             |
|            WC flit count                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_WC_BLOCKED                           |
|            WC blocked count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_IOMMU_PKTS                           |
|            IOMMU packet count                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_IOMMU_FLITS                          |
|            IOMMU flit count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_IOMMU_BLOCKED                        |
|            IOMMU blocked count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_DLA_PKTS                             |
|            DLA packet count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_DLA_FLITS                            |
|            DLA flit count                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_DLA_BLOCKED                          |
|            DLA blocked count                                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_MAINT_PKTS                           |
|            MAINT packet count                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_MAINT_FLITS                          |
|            MAINT flit count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_MAINT_BLOCKED                        |
|            MAINT blocked count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_PI_PKTS                              |
|            PI packet count                                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_PI_FLITS                             |
|            PI flit count                                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_PARB_EVENT_CNTR_PI_STALLED                           |
|            PI stalled count                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_CQ_PKTS                               |
|            CQ input packet count                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_CQ_FLITS                              |
|            CQ input flit count                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_CQ_BLOCKED                            |
|            CQ input blocked count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RMT_PKTS                              |
|            RMT input packet count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RMT_FLITS                             |
|            RMT input flit count                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RMT_BLOCKED                           |
|            RMT input blocked count                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_INPUT_PKTS                            |
|            INPUT (RMT or CQ) packet count                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_INPUT_FLITS                           |
|            INPUT (RMT or CQ) flit count                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_INPUT_STALLED                         |
|            INPUT (RMT or CQ) stalled count                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_NP_PKTS                               |
|            Non-posted response packet count (packets that are not PKT_IGNORE,|
|             PKT_DROP, or PKT_CW)                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_NP_FLITS                              |
|            Non-posted response flit count                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_NP_BLOCKED                            |
|            Non-posted response blocked count                                 |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_P_PKTS                                |
|            Posted response packet count                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_P_BLOCKED                             |
|            Posted response blocked count                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_CE_PKTS                               |
|            CE response packet count                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_CE_BLOCKED                            |
|            CE response blocked count                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_NL_PKTS                               |
|            NL response packet count                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_NL_FLITS                              |
|            NL response flit count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_NL_STALLED                            |
|            NL response stalled count                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RSP_PKT                               |
|            PI response packet count                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RSP_FLIT                              |
|            PI response flit count                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_PKT_IGNORE                            |
|            PI packets not intended for the NPT (including unsolicited and par|
|            ity errors)                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_PKT_DROP                              |
|            PI packets intended for the NPT but dropped (either response suppr|
|            essed or MBE on NPT RAM)                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_PKT_CW                                |
|            PI packets (completion wait flush response)                       |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_ERR_SBE                               |
|            SBEs on NPT RAM                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_ERR_MBE                               |
|            MBEs on NPT RAM                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_REQ_PE                                |
|            Parity error in request header                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RSP_PE                                |
|            Parity error in response header                                   |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RSP_SBE                               |
|            SBE in response payload                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_NIC_RSPMON_NPT_EVENT_CNTR_RSP_MBE                               |
|            MBE in response payload                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PRSP_PKTS                                           |
|            Incremented when the PMI receives a response from the Denali IP   |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PRSP_FLITS                                          |
|            Incremented when the PMI receives a valid flit from the Denali IP |
|            (header or data payload)                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PRSP_BLKD                                           |
|            Incremented when the PMI blocks a valid response flit from the Den|
|            ali IP                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PREQ_PKTS                                           |
|            Incremented when the PMI sends a request to the Denali IP         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PREQ_FLITS                                          |
|            Incremented when the PMI sends a valid flit to the Denali IP (head|
|            er or data payload)                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PREQ_BLKD                                           |
|            Incremented when the PMI is blocked from sending a valid request f|
|            lit to the Denali IP due to the de-assertion of HAL Ready         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PREQ_PTC_BLKD0                                      |
|            Incremented when the PMI is blocked from sending the head request |
|            from PReq buffer 0 due to lack of header or data payload credits a|
|            dvertised by the root complex                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PREQ_PTC_BLKD1                                      |
|            Incremented when the PMI is blocked from sending the head request |
|            from PReq buffer 1 due to lack of header or data payload credits a|
|            dvertised by the root complex                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_PCLK_PREQ_PTC_BLKD2                                      |
|            When PM_SELECT is set, PM is incremented when the PMI is blocked f|
|            rom sending the head request from PReq buffer 2 due to lack of hea|
|            der or data payload credits advertised by the root complex        |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_PCLK_NIF_RX_PKT_CNT                                      |
|            Incremented when a packet received from the HAL is written into th|
|            e NIF asynchronous FIFO                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_PCLK_LIF_RX_PKT_CNT                                      |
|            Incremented when a packet received from the HAL is written into th|
|            e LIF asynchronous FIFO                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_PCLK_TRSP_TX_PKT_CNT                                     |
|            Incremented when a packet is read from the LIF response FIFO and s|
|            ent to the HAL                                                    |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_PCLK_TRSP_OFIFO_SBE_CNT                                  |
|            Incremented when an SBE is detected while reading from the LIF res|
|            ponse FIFO                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_PCLK_MSIX_MSG_CNT                                        |
|            Incremented when an MSI-X message is sent to the HAL              |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_PCLK_MSIX_MSG_STALLED_CNT                                |
|            Incremented each clock cycle that the MSI-X mux has a message to s|
|            end to the HAL but is waiting on an acknowledgment for the previou|
|            s message                                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_PCLK_MSIX_MSG_FIFO_SBE_CNT                               |
|            Incremented when an SBE is detected when reading from one of the M|
|            SI-X controller asynchronous FIFOs                                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_GET_PKTS                                            |
|            Incremented when the PMI receives a GET request w/o errors from th|
|            e NIC                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_PUT_PKTS                                            |
|            Incremented when the PMI receives a PUT request w/o errors from th|
|            e NIC                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_AMO_PKTS                                            |
|            Incremented when the PMI receives an AMO request w/o errors from t|
|            he NIC                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_OTHER_PKTS                                          |
|            Incremented when the PMI receives a MISC request w/o errors from t|
|            he NIC                                                            |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_NIC_FLITS                                           |
|            Incremented when the PMI receives a valid flit from the NIC (heade|
|            r or data payload)                                                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_RR_BLKD                                             |
|            Incremented when PMI blocks a NIC request due to response required|
|             traffic shaping                                                  |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_IRSP_BLKD                                           |
|            Incremented when PMI blocks a NIC request due to IRsp buffer back |
|            pressure                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_PTC_BLKD0                                           |
|            Incremented when PMI blocks a request due to back pressure from PC|
|            Ie traffic class buffer 0                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_PTC_BLKD1                                           |
|            Incremented when PMI blocks a request due to back pressure from PC|
|            Ie traffic class buffer 1                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_PTC_BLKD2                                           |
|            Incremented when PMI blocks a request due to back pressure from PC|
|            Ie traffic class buffer 2                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_TCG_BLKD0                                           |
|            Incremented when a NIC request in NReq buffer 0 is blocked do to l|
|            ack of TIDs                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_TCG_BLKD1                                           |
|            Incremented when a NIC request in NReq buffer 1 is blocked do to l|
|            ack of TIDs                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NREQ_TCG_BLKD2                                           |
|            Incremented when a NIC request in NReq buffer 2 is blocked do to l|
|            ack of TIDs                                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_IRSP_PKTS                                                |
|            Incremented when PMI issues a response to the NIC from the IRsp bu|
|            ffer                                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_IRSP_PKTS_BLKD                                           |
|            Incremented when a response is blocked in the IRsp buffer due to l|
|            ack of NIC response credits                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NRSP_PKTS                                                |
|            Incremented when PMI issues a response to the NIC from the NRsp bu|
|            ffer                                                              |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NRSP_PKTS_BLKD                                           |
|            Incremented when a response is blocked in the NRsp buffer due to l|
|            ack of NIC response credits                                       |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NRSP_FLITS                                               |
|            Incremented when PMI issues a flit to the NIC from the NRsp buffer|
|             (header or data payload)                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NRSP_HWM                                                 |
|            Incremented each clock cycle that the NRsp buffer flit count is gr|
|            eater than the configured NRsp high water                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_NRSP_BP                                                  |
|            Incremented each clock cycle that the NRsp buffer flit count is gr|
|            eater than the configured NRsp flow control (back pressure) thresh|
|            old                                                               |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PMI_REQTRANS_BLKD                                            |
|            Incremented when a NIC request in the ReqTrans block is blocked do|
|             to lack of PCIe TIDs                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_RX_PKT_CNT                                           |
|            Incremented when the NIF receives a packet from the HAL           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_TX_PKT_CNT                                           |
|            Incremented when the NIF sends a packet to the NIC                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_PKT_DISCARD_CNT                                      |
|            Incremented when the NIF discards a packet received from the HAL  |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_IFIFO_MBE_CNT                                        |
|            Incremented when an MBE is detected while reading from the NIF inp|
|            ut FIFO                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_IFIFO_SBE_CNT                                        |
|            Incremented when an SBE is detected while reading from the NIF inp|
|            ut FIFO                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_NIC_STALLED_CNT                                      |
|            Incremented each clock cycle that the NIF has a packet to send to |
|            the NIC but no credits are available                              |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_NIC_DATA_QW_CNT                                      |
|            Full quad words of data sent to the NIC                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_NIF_NIC_DATA_BYTE_CNT                                    |
|            Bytes of data sent to the NIC                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_RX_PKT_CNT                                       |
|            Incremented when the LIF receives a packet from the HAL           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_TX_PKT_CNT                                       |
|            Incremented when the LIF sends a packet to the local block        |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_PKT_DISCARD_CNT                                  |
|            Incremented when the LIF discards a packet received from the HAL  |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_IFIFO_MBE_CNT                                    |
|            Incremented when an MBE is detected while reading from the LIF inp|
|            ut FIFO                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_IFIFO_SBE_CNT                                    |
|            Incremented when an SBE is detected while reading from the LIF inp|
|            ut FIFO                                                           |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_LB_STALLED_CNT                                   |
|            Incremented each clock cycle that the LIF has a packet to send to |
|            the local block but is waiting on an acknowledgment from the previ|
|            ous packet                                                        |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_REQ_ORF_STALLED_CNT                                  |
|            Incremented each clock cycle that the LIF has a packet to send to |
|            the local block but is waiting on a free outstanding request FIFO |
|            entry                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_RSP_RX_PKT_CNT                                       |
|            Incremented when the LIF receives a packet from the local block   |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_RSP_TX_PKT_CNT                                       |
|            Incremented when the LIF sends a packet to the HAL                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_RSP_TX_ABORT_CNT                                     |
|            Incremented when the LIF sends a completion abort completion to th|
|            e HAL                                                             |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_RSP_TX_UR_CNT                                        |
|            Incremented when the LIF sends an unsupported request completion t|
|            o the HAL                                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PTI_LIF_RSP_HAL_STALLED_CNT                                  |
|            Incremented each clock cycle that the LIF has a packet to send to |
|            the HAL but the OFIFO is full                                     |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F0_MSIX_MSG_CNT                                          |
|            Incremented when a function 0 MSI-X message is written to the FIFO|
|             for delivery to the HAL interface                                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F1_MSIX_MSG_CNT                                          |
|            Incremented when a function 1 MSI-X message is written to the FIFO|
|             for delivery to the HAL interface                                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F2_MSIX_MSG_CNT                                          |
|            Incremented when a function 2 MSI-X message is written to the FIFO|
|             for delivery to the HAL interface                                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F3_MSIX_MSG_CNT                                          |
|            Incremented when a function 3 MSI-X message is written to the FIFO|
|             for delivery to the HAL interface                                |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F0_MSIX_TABLE_MBE_CNT                                    |
|            Incremented when an MBE is detected while accessing the function 0|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F1_MSIX_TABLE_MBE_CNT                                    |
|            Incremented when an MBE is detected while accessing the function 1|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F2_MSIX_TABLE_MBE_CNT                                    |
|            Incremented when an MBE is detected while accessing the function 2|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F3_MSIX_TABLE_MBE_CNT                                    |
|            Incremented when an MBE is detected while accessing the function 3|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F0_MSIX_TABLE_SBE_CNT                                    |
|            Incremented when an SBE is detected while accessing the function 0|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F1_MSIX_TABLE_SBE_CNT                                    |
|            Incremented when an SBE is detected while accessing the function 1|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F2_MSIX_TABLE_SBE_CNT                                    |
|            Incremented when an SBE is detected while accessing the function 2|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_PII_F3_MSIX_TABLE_SBE_CNT                                    |
|            Incremented when an SBE is detected while accessing the function 3|
|             MSI-X table                                                      |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_LM0_LM1_TRIGGER0_CNT                                         |
|            Incremented when Logic Monitor 0 to Logic Monitor 1 Trigger 0 has |
|            occurred.                                                         |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_LM0_LM1_TRIGGER1_CNT                                         |
|            Incremented when Logic Monitor 0 to Logic Monitor 1 Trigger 1 has |
|            occurred                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_LM1_LM0_TRIGGER0_CNT                                         |
|            Incremented when Logic Monitor 1 to Logic Monitor 0 Trigger 0 has |
|            occurred                                                          |
--------------------------------------------------------------------------------
| craynpu:::AR_PI_LM1_LM0_TRIGGER1_CNT                                         |
|            Incremented when Logic Monitor 1 to Logic Monitor 0 Trigger 1 has |
|            occurred                                                          |
--------------------------------------------------------------------------------

Total events reported: 4557
native_avail.c                       PASSED
Application 285754 resources: utime ~0s, stime ~0s, Rss ~7244, inblocks ~1665, outblocks ~8319
