{
  "design": {
    "design_info": {
      "boundary_crc": "0xA8987B8C06FE6288",
      "device": "xc7z020clg400-1",
      "name": "TEST",
      "synth_flow_mode": "None",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "SDDR_DLR_0": "",
      "SDDR_DLR_1": "",
      "SDDR_DLR_2": "",
      "SDDR_DLR_3": "",
      "SDDR_DLR_4": "",
      "xlslice_0": "",
      "SDDR_TT_0": ""
    },
    "ports": {
      "T0": {
        "direction": "I"
      },
      "SCS_CLKS": {
        "type": "clk",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "460000000"
          }
        }
      },
      "T1": {
        "direction": "I"
      },
      "T2": {
        "direction": "I"
      },
      "T3": {
        "direction": "I"
      },
      "T4": {
        "direction": "I"
      },
      "resetn": {
        "type": "rst",
        "direction": "I"
      },
      "timeout": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "OT1": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "OT2": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "OT3": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "OT4": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "D0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "D1": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "D2": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "D3": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "D4": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "DRDY": {
        "direction": "O"
      },
      "timeouts": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "waiting": {
        "direction": "O"
      },
      "listening": {
        "direction": "O"
      }
    },
    "components": {
      "SDDR_DLR_0": {
        "vlnv": "xilinx.com:module_ref:SDDR_DLR:1.0",
        "xci_name": "TEST_SDDR_DLR_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDDR_DLR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCS_CLK": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "DDR_I": {
            "direction": "I"
          },
          "ODDR": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "SDDR_DLR_1": {
        "vlnv": "xilinx.com:module_ref:SDDR_DLR:1.0",
        "xci_name": "TEST_SDDR_DLR_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDDR_DLR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCS_CLK": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "DDR_I": {
            "direction": "I"
          },
          "ODDR": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "SDDR_DLR_2": {
        "vlnv": "xilinx.com:module_ref:SDDR_DLR:1.0",
        "xci_name": "TEST_SDDR_DLR_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDDR_DLR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCS_CLK": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "DDR_I": {
            "direction": "I"
          },
          "ODDR": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "SDDR_DLR_3": {
        "vlnv": "xilinx.com:module_ref:SDDR_DLR:1.0",
        "xci_name": "TEST_SDDR_DLR_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDDR_DLR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCS_CLK": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "DDR_I": {
            "direction": "I"
          },
          "ODDR": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "SDDR_DLR_4": {
        "vlnv": "xilinx.com:module_ref:SDDR_DLR:1.0",
        "xci_name": "TEST_SDDR_DLR_3_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDDR_DLR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCS_CLK": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "DDR_I": {
            "direction": "I"
          },
          "ODDR": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "TEST_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "SDDR_TT_0": {
        "vlnv": "xilinx.com:module_ref:SDDR_TT:1.0",
        "xci_name": "TEST_SDDR_TT_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SDDR_TT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "MCLK": {
            "direction": "I"
          },
          "DDR_T0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DDR_T1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DDR_T2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DDR_T3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DDR_T4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "T1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "T2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "T3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "T4": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "D0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "D1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "D2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "D3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "D4": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DRDY": {
            "direction": "O"
          },
          "TIMEOUTS": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ttwait": {
            "direction": "O"
          },
          "ttlisten": {
            "direction": "O"
          },
          "TIME_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "SCS_CLKS_1": {
        "ports": [
          "SCS_CLKS",
          "SDDR_DLR_0/SCS_CLK",
          "SDDR_DLR_1/SCS_CLK",
          "SDDR_DLR_2/SCS_CLK",
          "SDDR_DLR_3/SCS_CLK",
          "SDDR_DLR_4/SCS_CLK",
          "xlslice_0/Din"
        ]
      },
      "T0_1": {
        "ports": [
          "T0",
          "SDDR_DLR_0/DDR_I"
        ]
      },
      "SDDR_DLR_0_ODDR": {
        "ports": [
          "SDDR_DLR_0/ODDR",
          "SDDR_TT_0/DDR_T0"
        ]
      },
      "SDDR_DLR_1_ODDR": {
        "ports": [
          "SDDR_DLR_1/ODDR",
          "SDDR_TT_0/DDR_T1"
        ]
      },
      "SDDR_DLR_2_ODDR": {
        "ports": [
          "SDDR_DLR_2/ODDR",
          "SDDR_TT_0/DDR_T2"
        ]
      },
      "SDDR_DLR_3_ODDR": {
        "ports": [
          "SDDR_DLR_3/ODDR",
          "SDDR_TT_0/DDR_T3"
        ]
      },
      "SDDR_DLR_4_ODDR": {
        "ports": [
          "SDDR_DLR_4/ODDR",
          "SDDR_TT_0/DDR_T4"
        ]
      },
      "T1_1": {
        "ports": [
          "T1",
          "SDDR_DLR_1/DDR_I"
        ]
      },
      "T2_1": {
        "ports": [
          "T2",
          "SDDR_DLR_2/DDR_I"
        ]
      },
      "T3_1": {
        "ports": [
          "T3",
          "SDDR_DLR_3/DDR_I"
        ]
      },
      "T4_1": {
        "ports": [
          "T4",
          "SDDR_DLR_4/DDR_I"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "SDDR_TT_0/MCLK"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "SDDR_TT_0/RESETN"
        ]
      },
      "timeout_1": {
        "ports": [
          "timeout",
          "SDDR_TT_0/TIME_OUT"
        ]
      },
      "SDDR_TT_0_T1": {
        "ports": [
          "SDDR_TT_0/T1",
          "OT1"
        ]
      },
      "SDDR_TT_0_T2": {
        "ports": [
          "SDDR_TT_0/T2",
          "OT2"
        ]
      },
      "SDDR_TT_0_T3": {
        "ports": [
          "SDDR_TT_0/T3",
          "OT3"
        ]
      },
      "SDDR_TT_0_T4": {
        "ports": [
          "SDDR_TT_0/T4",
          "OT4"
        ]
      },
      "SDDR_TT_0_D0": {
        "ports": [
          "SDDR_TT_0/D0",
          "D0"
        ]
      },
      "SDDR_TT_0_D1": {
        "ports": [
          "SDDR_TT_0/D1",
          "D1"
        ]
      },
      "SDDR_TT_0_D2": {
        "ports": [
          "SDDR_TT_0/D2",
          "D2"
        ]
      },
      "SDDR_TT_0_D3": {
        "ports": [
          "SDDR_TT_0/D3",
          "D3"
        ]
      },
      "SDDR_TT_0_D4": {
        "ports": [
          "SDDR_TT_0/D4",
          "D4"
        ]
      },
      "SDDR_TT_0_DRDY": {
        "ports": [
          "SDDR_TT_0/DRDY",
          "DRDY"
        ]
      },
      "SDDR_TT_0_TIMEOUTS": {
        "ports": [
          "SDDR_TT_0/TIMEOUTS",
          "timeouts"
        ]
      },
      "SDDR_TT_0_ttwait": {
        "ports": [
          "SDDR_TT_0/ttwait",
          "waiting"
        ]
      },
      "SDDR_TT_0_ttlisten": {
        "ports": [
          "SDDR_TT_0/ttlisten",
          "listening"
        ]
      }
    }
  }
}