#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018459be2770 .scope module, "sipo_register" "sipo_register" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "serial_in";
    .port_info 3 /OUTPUT 8 "parallel_out";
P_0000018459bc8820 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0000018459c16fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018459be2fa0_0 .net "clk", 0 0, o0000018459c16fd8;  0 drivers
v0000018459bc9d60_0 .var "parallel_out", 7 0;
o0000018459c17038 .functor BUFZ 1, C4<z>; HiZ drive
v0000018459bceec0_0 .net "reset", 0 0, o0000018459c17038;  0 drivers
o0000018459c17068 .functor BUFZ 1, C4<z>; HiZ drive
v0000018459be2900_0 .net "serial_in", 0 0, o0000018459c17068;  0 drivers
E_0000018459bc8be0 .event posedge, v0000018459bceec0_0, v0000018459be2fa0_0;
    .scope S_0000018459be2770;
T_0 ;
    %wait E_0000018459bc8be0;
    %load/vec4 v0000018459bceec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018459bc9d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018459bc9d60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000018459be2900_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018459bc9d60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg-sipo.v";
