//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*150 cases */, 83|128,84/*10835*/,  TARGET_VAL(ISD::ADD),// ->10840
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 70|128,2/*326*/, /*->4307*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 10 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 2, 2, // so_imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 3, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      0, /*End of Scope*/
/*4307*/    /*Scope*/ 94, /*->4402*/
/*4308*/      OPC_MoveChild, 0,
/*4310*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4372
/*4314*/        OPC_RecordChild0, // #0 = $Rn
/*4315*/        OPC_RecordChild1, // #1 = $Rm
/*4316*/        OPC_MoveParent,
/*4317*/        OPC_RecordChild1, // #2 = $Ra
/*4318*/        OPC_CheckType, MVT::i32,
/*4320*/        OPC_Scope, 24, /*->4346*/ // 2 children in Scope
/*4322*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4324*/          OPC_EmitInteger, MVT::i32, 14, 
/*4327*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4330*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4333*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4346*/        /*Scope*/ 24, /*->4371*/
/*4347*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4349*/          OPC_EmitInteger, MVT::i32, 14, 
/*4352*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4355*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4358*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4371*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4401
/*4375*/        OPC_RecordChild0, // #0 = $Rn
/*4376*/        OPC_RecordChild1, // #1 = $Rm
/*4377*/        OPC_MoveParent,
/*4378*/        OPC_RecordChild1, // #2 = $Ra
/*4379*/        OPC_CheckType, MVT::i32,
/*4381*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4383*/        OPC_EmitInteger, MVT::i32, 14, 
/*4386*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4389*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4402*/    /*Scope*/ 67, /*->4470*/
/*4403*/      OPC_RecordChild0, // #0 = $Rn
/*4404*/      OPC_MoveChild, 1,
/*4406*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4409*/      OPC_RecordChild0, // #1 = $Rm
/*4410*/      OPC_MoveChild, 1,
/*4412*/      OPC_Scope, 27, /*->4441*/ // 2 children in Scope
/*4414*/        OPC_CheckValueType, MVT::i8,
/*4416*/        OPC_MoveParent,
/*4417*/        OPC_MoveParent,
/*4418*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4420*/        OPC_EmitInteger, MVT::i32, 0, 
/*4423*/        OPC_EmitInteger, MVT::i32, 14, 
/*4426*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4429*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4441*/      /*Scope*/ 27, /*->4469*/
/*4442*/        OPC_CheckValueType, MVT::i16,
/*4444*/        OPC_MoveParent,
/*4445*/        OPC_MoveParent,
/*4446*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4448*/        OPC_EmitInteger, MVT::i32, 0, 
/*4451*/        OPC_EmitInteger, MVT::i32, 14, 
/*4454*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4457*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4469*/      0, /*End of Scope*/
/*4470*/    /*Scope*/ 62, /*->4533*/
/*4471*/      OPC_MoveChild, 0,
/*4473*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4503
/*4477*/        OPC_RecordChild0, // #0 = $Rn
/*4478*/        OPC_RecordChild1, // #1 = $Rm
/*4479*/        OPC_MoveParent,
/*4480*/        OPC_RecordChild1, // #2 = $Ra
/*4481*/        OPC_CheckType, MVT::i32,
/*4483*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4485*/        OPC_EmitInteger, MVT::i32, 14, 
/*4488*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4491*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4532
/*4506*/        OPC_RecordChild0, // #0 = $Rm
/*4507*/        OPC_RecordChild1, // #1 = $Rn
/*4508*/        OPC_MoveParent,
/*4509*/        OPC_RecordChild1, // #2 = $Ra
/*4510*/        OPC_CheckType, MVT::i32,
/*4512*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*4514*/        OPC_EmitInteger, MVT::i32, 14, 
/*4517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4520*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4533*/    /*Scope*/ 74|128,1/*202*/, /*->4737*/
/*4535*/      OPC_RecordChild0, // #0 = $Rn
/*4536*/      OPC_MoveChild, 1,
/*4538*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4603
/*4542*/        OPC_RecordChild0, // #1 = $Rm
/*4543*/        OPC_MoveChild, 1,
/*4545*/        OPC_Scope, 27, /*->4574*/ // 2 children in Scope
/*4547*/          OPC_CheckValueType, MVT::i8,
/*4549*/          OPC_MoveParent,
/*4550*/          OPC_MoveParent,
/*4551*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4553*/          OPC_EmitInteger, MVT::i32, 0, 
/*4556*/          OPC_EmitInteger, MVT::i32, 14, 
/*4559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4562*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4574*/        /*Scope*/ 27, /*->4602*/
/*4575*/          OPC_CheckValueType, MVT::i16,
/*4577*/          OPC_MoveParent,
/*4578*/          OPC_MoveParent,
/*4579*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4581*/          OPC_EmitInteger, MVT::i32, 0, 
/*4584*/          OPC_EmitInteger, MVT::i32, 14, 
/*4587*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4590*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4602*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4684
/*4606*/        OPC_RecordChild0, // #1 = $Rn
/*4607*/        OPC_RecordChild1, // #2 = $Rm
/*4608*/        OPC_MoveParent,
/*4609*/        OPC_CheckType, MVT::i32,
/*4611*/        OPC_Scope, 24, /*->4637*/ // 3 children in Scope
/*4613*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4615*/          OPC_EmitInteger, MVT::i32, 14, 
/*4618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4621*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4624*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4637*/        /*Scope*/ 24, /*->4662*/
/*4638*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4640*/          OPC_EmitInteger, MVT::i32, 14, 
/*4643*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4646*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4649*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4662*/        /*Scope*/ 20, /*->4683*/
/*4663*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4665*/          OPC_EmitInteger, MVT::i32, 14, 
/*4668*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4671*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4683*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4736
/*4687*/        OPC_RecordChild0, // #1 = $Rn
/*4688*/        OPC_RecordChild1, // #2 = $Rm
/*4689*/        OPC_MoveParent,
/*4690*/        OPC_CheckType, MVT::i32,
/*4692*/        OPC_Scope, 20, /*->4714*/ // 2 children in Scope
/*4694*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4696*/          OPC_EmitInteger, MVT::i32, 14, 
/*4699*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4702*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4714*/        /*Scope*/ 20, /*->4735*/
/*4715*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*4717*/          OPC_EmitInteger, MVT::i32, 14, 
/*4720*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4723*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4735*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4737*/    /*Scope*/ 122, /*->4860*/
/*4738*/      OPC_MoveChild, 0,
/*4740*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4743*/      OPC_RecordChild0, // #0 = $Rm
/*4744*/      OPC_MoveChild, 1,
/*4746*/      OPC_Scope, 55, /*->4803*/ // 2 children in Scope
/*4748*/        OPC_CheckValueType, MVT::i8,
/*4750*/        OPC_MoveParent,
/*4751*/        OPC_MoveParent,
/*4752*/        OPC_RecordChild1, // #1 = $Rn
/*4753*/        OPC_Scope, 23, /*->4778*/ // 2 children in Scope
/*4755*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4757*/          OPC_EmitInteger, MVT::i32, 0, 
/*4760*/          OPC_EmitInteger, MVT::i32, 14, 
/*4763*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4766*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4778*/        /*Scope*/ 23, /*->4802*/
/*4779*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4781*/          OPC_EmitInteger, MVT::i32, 0, 
/*4784*/          OPC_EmitInteger, MVT::i32, 14, 
/*4787*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4790*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4802*/        0, /*End of Scope*/
/*4803*/      /*Scope*/ 55, /*->4859*/
/*4804*/        OPC_CheckValueType, MVT::i16,
/*4806*/        OPC_MoveParent,
/*4807*/        OPC_MoveParent,
/*4808*/        OPC_RecordChild1, // #1 = $Rn
/*4809*/        OPC_Scope, 23, /*->4834*/ // 2 children in Scope
/*4811*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4813*/          OPC_EmitInteger, MVT::i32, 0, 
/*4816*/          OPC_EmitInteger, MVT::i32, 14, 
/*4819*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4822*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4834*/        /*Scope*/ 23, /*->4858*/
/*4835*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4837*/          OPC_EmitInteger, MVT::i32, 0, 
/*4840*/          OPC_EmitInteger, MVT::i32, 14, 
/*4843*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4846*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4858*/        0, /*End of Scope*/
/*4859*/      0, /*End of Scope*/
/*4860*/    /*Scope*/ 57|128,2/*313*/, /*->5175*/
/*4862*/      OPC_RecordChild0, // #0 = $Rn
/*4863*/      OPC_Scope, 93, /*->4958*/ // 2 children in Scope
/*4865*/        OPC_RecordChild1, // #1 = $Rm
/*4866*/        OPC_CheckType, MVT::i32,
/*4868*/        OPC_Scope, 23, /*->4893*/ // 3 children in Scope
/*4870*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4872*/          OPC_EmitInteger, MVT::i32, 14, 
/*4875*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4878*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4881*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4893*/        /*Scope*/ 23, /*->4917*/
/*4894*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4896*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4899*/          OPC_EmitInteger, MVT::i32, 14, 
/*4902*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4905*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*4917*/        /*Scope*/ 39, /*->4957*/
/*4918*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4920*/          OPC_EmitInteger, MVT::i32, 14, 
/*4923*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4926*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4929*/          OPC_Scope, 12, /*->4943*/ // 2 children in Scope
/*4931*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*4943*/          /*Scope*/ 12, /*->4956*/
/*4944*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*4956*/          0, /*End of Scope*/
/*4957*/        0, /*End of Scope*/
/*4958*/      /*Scope*/ 86|128,1/*214*/, /*->5174*/
/*4960*/        OPC_MoveChild, 1,
/*4962*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4965*/        OPC_MoveChild, 0,
/*4967*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4970*/        OPC_MoveChild, 0,
/*4972*/        OPC_Scope, 99, /*->5073*/ // 2 children in Scope
/*4974*/          OPC_CheckInteger, 13, 
/*4976*/          OPC_MoveParent,
/*4977*/          OPC_RecordChild1, // #1 = $Vn
/*4978*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5010
/*4981*/            OPC_CheckChild1Type, MVT::v8i8,
/*4983*/            OPC_RecordChild2, // #2 = $Vm
/*4984*/            OPC_CheckChild2Type, MVT::v8i8,
/*4986*/            OPC_MoveParent,
/*4987*/            OPC_MoveParent,
/*4988*/            OPC_CheckType, MVT::v8i16,
/*4990*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*4992*/            OPC_EmitInteger, MVT::i32, 14, 
/*4995*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4998*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5041
/*5012*/            OPC_CheckChild1Type, MVT::v4i16,
/*5014*/            OPC_RecordChild2, // #2 = $Vm
/*5015*/            OPC_CheckChild2Type, MVT::v4i16,
/*5017*/            OPC_MoveParent,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_CheckType, MVT::v4i32,
/*5021*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5023*/            OPC_EmitInteger, MVT::i32, 14, 
/*5026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5072
/*5043*/            OPC_CheckChild1Type, MVT::v2i32,
/*5045*/            OPC_RecordChild2, // #2 = $Vm
/*5046*/            OPC_CheckChild2Type, MVT::v2i32,
/*5048*/            OPC_MoveParent,
/*5049*/            OPC_MoveParent,
/*5050*/            OPC_CheckType, MVT::v2i64,
/*5052*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5054*/            OPC_EmitInteger, MVT::i32, 14, 
/*5057*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5060*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5073*/        /*Scope*/ 99, /*->5173*/
/*5074*/          OPC_CheckInteger, 14, 
/*5076*/          OPC_MoveParent,
/*5077*/          OPC_RecordChild1, // #1 = $Vn
/*5078*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5110
/*5081*/            OPC_CheckChild1Type, MVT::v8i8,
/*5083*/            OPC_RecordChild2, // #2 = $Vm
/*5084*/            OPC_CheckChild2Type, MVT::v8i8,
/*5086*/            OPC_MoveParent,
/*5087*/            OPC_MoveParent,
/*5088*/            OPC_CheckType, MVT::v8i16,
/*5090*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5092*/            OPC_EmitInteger, MVT::i32, 14, 
/*5095*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5098*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5141
/*5112*/            OPC_CheckChild1Type, MVT::v4i16,
/*5114*/            OPC_RecordChild2, // #2 = $Vm
/*5115*/            OPC_CheckChild2Type, MVT::v4i16,
/*5117*/            OPC_MoveParent,
/*5118*/            OPC_MoveParent,
/*5119*/            OPC_CheckType, MVT::v4i32,
/*5121*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5123*/            OPC_EmitInteger, MVT::i32, 14, 
/*5126*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5129*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5172
/*5143*/            OPC_CheckChild1Type, MVT::v2i32,
/*5145*/            OPC_RecordChild2, // #2 = $Vm
/*5146*/            OPC_CheckChild2Type, MVT::v2i32,
/*5148*/            OPC_MoveParent,
/*5149*/            OPC_MoveParent,
/*5150*/            OPC_CheckType, MVT::v2i64,
/*5152*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5154*/            OPC_EmitInteger, MVT::i32, 14, 
/*5157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5173*/        0, /*End of Scope*/
/*5174*/      0, /*End of Scope*/
/*5175*/    /*Scope*/ 92|128,1/*220*/, /*->5397*/
/*5177*/      OPC_MoveChild, 0,
/*5179*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5182*/      OPC_MoveChild, 0,
/*5184*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5187*/      OPC_MoveChild, 0,
/*5189*/      OPC_Scope, 102, /*->5293*/ // 2 children in Scope
/*5191*/        OPC_CheckInteger, 13, 
/*5193*/        OPC_MoveParent,
/*5194*/        OPC_RecordChild1, // #0 = $Vn
/*5195*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5228
/*5198*/          OPC_CheckChild1Type, MVT::v8i8,
/*5200*/          OPC_RecordChild2, // #1 = $Vm
/*5201*/          OPC_CheckChild2Type, MVT::v8i8,
/*5203*/          OPC_MoveParent,
/*5204*/          OPC_MoveParent,
/*5205*/          OPC_RecordChild1, // #2 = $src1
/*5206*/          OPC_CheckType, MVT::v8i16,
/*5208*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5210*/          OPC_EmitInteger, MVT::i32, 14, 
/*5213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5260
/*5230*/          OPC_CheckChild1Type, MVT::v4i16,
/*5232*/          OPC_RecordChild2, // #1 = $Vm
/*5233*/          OPC_CheckChild2Type, MVT::v4i16,
/*5235*/          OPC_MoveParent,
/*5236*/          OPC_MoveParent,
/*5237*/          OPC_RecordChild1, // #2 = $src1
/*5238*/          OPC_CheckType, MVT::v4i32,
/*5240*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5242*/          OPC_EmitInteger, MVT::i32, 14, 
/*5245*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5248*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5292
/*5262*/          OPC_CheckChild1Type, MVT::v2i32,
/*5264*/          OPC_RecordChild2, // #1 = $Vm
/*5265*/          OPC_CheckChild2Type, MVT::v2i32,
/*5267*/          OPC_MoveParent,
/*5268*/          OPC_MoveParent,
/*5269*/          OPC_RecordChild1, // #2 = $src1
/*5270*/          OPC_CheckType, MVT::v2i64,
/*5272*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5274*/          OPC_EmitInteger, MVT::i32, 14, 
/*5277*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5280*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5293*/      /*Scope*/ 102, /*->5396*/
/*5294*/        OPC_CheckInteger, 14, 
/*5296*/        OPC_MoveParent,
/*5297*/        OPC_RecordChild1, // #0 = $Vn
/*5298*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5331
/*5301*/          OPC_CheckChild1Type, MVT::v8i8,
/*5303*/          OPC_RecordChild2, // #1 = $Vm
/*5304*/          OPC_CheckChild2Type, MVT::v8i8,
/*5306*/          OPC_MoveParent,
/*5307*/          OPC_MoveParent,
/*5308*/          OPC_RecordChild1, // #2 = $src1
/*5309*/          OPC_CheckType, MVT::v8i16,
/*5311*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5313*/          OPC_EmitInteger, MVT::i32, 14, 
/*5316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5363
/*5333*/          OPC_CheckChild1Type, MVT::v4i16,
/*5335*/          OPC_RecordChild2, // #1 = $Vm
/*5336*/          OPC_CheckChild2Type, MVT::v4i16,
/*5338*/          OPC_MoveParent,
/*5339*/          OPC_MoveParent,
/*5340*/          OPC_RecordChild1, // #2 = $src1
/*5341*/          OPC_CheckType, MVT::v4i32,
/*5343*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5345*/          OPC_EmitInteger, MVT::i32, 14, 
/*5348*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5351*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5395
/*5365*/          OPC_CheckChild1Type, MVT::v2i32,
/*5367*/          OPC_RecordChild2, // #1 = $Vm
/*5368*/          OPC_CheckChild2Type, MVT::v2i32,
/*5370*/          OPC_MoveParent,
/*5371*/          OPC_MoveParent,
/*5372*/          OPC_RecordChild1, // #2 = $src1
/*5373*/          OPC_CheckType, MVT::v2i64,
/*5375*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5377*/          OPC_EmitInteger, MVT::i32, 14, 
/*5380*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5383*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5396*/      0, /*End of Scope*/
/*5397*/    /*Scope*/ 2|128,3/*386*/, /*->5785*/
/*5399*/      OPC_RecordChild0, // #0 = $src1
/*5400*/      OPC_MoveChild, 1,
/*5402*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5592
/*5407*/        OPC_Scope, 9|128,1/*137*/, /*->5547*/ // 2 children in Scope
/*5410*/          OPC_RecordChild0, // #1 = $Vn
/*5411*/          OPC_MoveChild, 1,
/*5413*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5416*/          OPC_RecordChild0, // #2 = $Vm
/*5417*/          OPC_Scope, 63, /*->5482*/ // 2 children in Scope
/*5419*/            OPC_CheckChild0Type, MVT::v4i16,
/*5421*/            OPC_RecordChild1, // #3 = $lane
/*5422*/            OPC_MoveChild, 1,
/*5424*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5427*/            OPC_MoveParent,
/*5428*/            OPC_MoveParent,
/*5429*/            OPC_MoveParent,
/*5430*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5456
/*5433*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5435*/              OPC_EmitConvertToTarget, 3,
/*5437*/              OPC_EmitInteger, MVT::i32, 14, 
/*5440*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5443*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->5481
/*5458*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5460*/              OPC_EmitConvertToTarget, 3,
/*5462*/              OPC_EmitInteger, MVT::i32, 14, 
/*5465*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5468*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5482*/          /*Scope*/ 63, /*->5546*/
/*5483*/            OPC_CheckChild0Type, MVT::v2i32,
/*5485*/            OPC_RecordChild1, // #3 = $lane
/*5486*/            OPC_MoveChild, 1,
/*5488*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5491*/            OPC_MoveParent,
/*5492*/            OPC_MoveParent,
/*5493*/            OPC_MoveParent,
/*5494*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5520
/*5497*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5499*/              OPC_EmitConvertToTarget, 3,
/*5501*/              OPC_EmitInteger, MVT::i32, 14, 
/*5504*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5507*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->5545
/*5522*/              OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5524*/              OPC_EmitConvertToTarget, 3,
/*5526*/              OPC_EmitInteger, MVT::i32, 14, 
/*5529*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5532*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5546*/          0, /*End of Scope*/
/*5547*/        /*Scope*/ 43, /*->5591*/
/*5548*/          OPC_MoveChild, 0,
/*5550*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5553*/          OPC_RecordChild0, // #1 = $Vm
/*5554*/          OPC_CheckChild0Type, MVT::v4i16,
/*5556*/          OPC_RecordChild1, // #2 = $lane
/*5557*/          OPC_MoveChild, 1,
/*5559*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5562*/          OPC_MoveParent,
/*5563*/          OPC_MoveParent,
/*5564*/          OPC_RecordChild1, // #3 = $Vn
/*5565*/          OPC_MoveParent,
/*5566*/          OPC_CheckType, MVT::v4i16,
/*5568*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5570*/          OPC_EmitConvertToTarget, 2,
/*5572*/          OPC_EmitInteger, MVT::i32, 14, 
/*5575*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5578*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5591*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5688
/*5595*/        OPC_RecordChild0, // #1 = $Vn
/*5596*/        OPC_Scope, 44, /*->5642*/ // 2 children in Scope
/*5598*/          OPC_CheckChild0Type, MVT::v4i16,
/*5600*/          OPC_MoveChild, 1,
/*5602*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5605*/          OPC_RecordChild0, // #2 = $Vm
/*5606*/          OPC_CheckChild0Type, MVT::v4i16,
/*5608*/          OPC_RecordChild1, // #3 = $lane
/*5609*/          OPC_MoveChild, 1,
/*5611*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5614*/          OPC_MoveParent,
/*5615*/          OPC_MoveParent,
/*5616*/          OPC_MoveParent,
/*5617*/          OPC_CheckType, MVT::v4i32,
/*5619*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5621*/          OPC_EmitConvertToTarget, 3,
/*5623*/          OPC_EmitInteger, MVT::i32, 14, 
/*5626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5629*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5642*/        /*Scope*/ 44, /*->5687*/
/*5643*/          OPC_CheckChild0Type, MVT::v2i32,
/*5645*/          OPC_MoveChild, 1,
/*5647*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5650*/          OPC_RecordChild0, // #2 = $Vm
/*5651*/          OPC_CheckChild0Type, MVT::v2i32,
/*5653*/          OPC_RecordChild1, // #3 = $lane
/*5654*/          OPC_MoveChild, 1,
/*5656*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5659*/          OPC_MoveParent,
/*5660*/          OPC_MoveParent,
/*5661*/          OPC_MoveParent,
/*5662*/          OPC_CheckType, MVT::v2i64,
/*5664*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5666*/          OPC_EmitConvertToTarget, 3,
/*5668*/          OPC_EmitInteger, MVT::i32, 14, 
/*5671*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5674*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5687*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5784
/*5691*/        OPC_RecordChild0, // #1 = $Vn
/*5692*/        OPC_Scope, 44, /*->5738*/ // 2 children in Scope
/*5694*/          OPC_CheckChild0Type, MVT::v4i16,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5701*/          OPC_RecordChild0, // #2 = $Vm
/*5702*/          OPC_CheckChild0Type, MVT::v4i16,
/*5704*/          OPC_RecordChild1, // #3 = $lane
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5710*/          OPC_MoveParent,
/*5711*/          OPC_MoveParent,
/*5712*/          OPC_MoveParent,
/*5713*/          OPC_CheckType, MVT::v4i32,
/*5715*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5717*/          OPC_EmitConvertToTarget, 3,
/*5719*/          OPC_EmitInteger, MVT::i32, 14, 
/*5722*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5725*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5738*/        /*Scope*/ 44, /*->5783*/
/*5739*/          OPC_CheckChild0Type, MVT::v2i32,
/*5741*/          OPC_MoveChild, 1,
/*5743*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5746*/          OPC_RecordChild0, // #2 = $Vm
/*5747*/          OPC_CheckChild0Type, MVT::v2i32,
/*5749*/          OPC_RecordChild1, // #3 = $lane
/*5750*/          OPC_MoveChild, 1,
/*5752*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5755*/          OPC_MoveParent,
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_CheckType, MVT::v2i64,
/*5760*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5762*/          OPC_EmitConvertToTarget, 3,
/*5764*/          OPC_EmitInteger, MVT::i32, 14, 
/*5767*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5770*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5783*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5785*/    /*Scope*/ 97, /*->5883*/
/*5786*/      OPC_MoveChild, 0,
/*5788*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5791*/      OPC_Scope, 44, /*->5837*/ // 2 children in Scope
/*5793*/        OPC_RecordChild0, // #0 = $Vn
/*5794*/        OPC_MoveChild, 1,
/*5796*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5799*/        OPC_RecordChild0, // #1 = $Vm
/*5800*/        OPC_CheckChild0Type, MVT::v4i16,
/*5802*/        OPC_RecordChild1, // #2 = $lane
/*5803*/        OPC_MoveChild, 1,
/*5805*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5808*/        OPC_MoveParent,
/*5809*/        OPC_MoveParent,
/*5810*/        OPC_MoveParent,
/*5811*/        OPC_RecordChild1, // #3 = $src1
/*5812*/        OPC_CheckType, MVT::v4i16,
/*5814*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5816*/        OPC_EmitConvertToTarget, 2,
/*5818*/        OPC_EmitInteger, MVT::i32, 14, 
/*5821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5824*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5837*/      /*Scope*/ 44, /*->5882*/
/*5838*/        OPC_MoveChild, 0,
/*5840*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5843*/        OPC_RecordChild0, // #0 = $Vm
/*5844*/        OPC_CheckChild0Type, MVT::v4i16,
/*5846*/        OPC_RecordChild1, // #1 = $lane
/*5847*/        OPC_MoveChild, 1,
/*5849*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5852*/        OPC_MoveParent,
/*5853*/        OPC_MoveParent,
/*5854*/        OPC_RecordChild1, // #2 = $Vn
/*5855*/        OPC_MoveParent,
/*5856*/        OPC_RecordChild1, // #3 = $src1
/*5857*/        OPC_CheckType, MVT::v4i16,
/*5859*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5861*/        OPC_EmitConvertToTarget, 1,
/*5863*/        OPC_EmitInteger, MVT::i32, 14, 
/*5866*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5869*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5882*/      0, /*End of Scope*/
/*5883*/    /*Scope*/ 49, /*->5933*/
/*5884*/      OPC_RecordChild0, // #0 = $src1
/*5885*/      OPC_MoveChild, 1,
/*5887*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5890*/      OPC_MoveChild, 0,
/*5892*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5895*/      OPC_RecordChild0, // #1 = $Vm
/*5896*/      OPC_CheckChild0Type, MVT::v2i32,
/*5898*/      OPC_RecordChild1, // #2 = $lane
/*5899*/      OPC_MoveChild, 1,
/*5901*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5904*/      OPC_MoveParent,
/*5905*/      OPC_MoveParent,
/*5906*/      OPC_RecordChild1, // #3 = $Vn
/*5907*/      OPC_MoveParent,
/*5908*/      OPC_CheckType, MVT::v2i32,
/*5910*/      OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5912*/      OPC_EmitConvertToTarget, 2,
/*5914*/      OPC_EmitInteger, MVT::i32, 14, 
/*5917*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5920*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5933*/    /*Scope*/ 97, /*->6031*/
/*5934*/      OPC_MoveChild, 0,
/*5936*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5939*/      OPC_Scope, 44, /*->5985*/ // 2 children in Scope
/*5941*/        OPC_RecordChild0, // #0 = $Vn
/*5942*/        OPC_MoveChild, 1,
/*5944*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5947*/        OPC_RecordChild0, // #1 = $Vm
/*5948*/        OPC_CheckChild0Type, MVT::v2i32,
/*5950*/        OPC_RecordChild1, // #2 = $lane
/*5951*/        OPC_MoveChild, 1,
/*5953*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5956*/        OPC_MoveParent,
/*5957*/        OPC_MoveParent,
/*5958*/        OPC_MoveParent,
/*5959*/        OPC_RecordChild1, // #3 = $src1
/*5960*/        OPC_CheckType, MVT::v2i32,
/*5962*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*5964*/        OPC_EmitConvertToTarget, 2,
/*5966*/        OPC_EmitInteger, MVT::i32, 14, 
/*5969*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5972*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5985*/      /*Scope*/ 44, /*->6030*/
/*5986*/        OPC_MoveChild, 0,
/*5988*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5991*/        OPC_RecordChild0, // #0 = $Vm
/*5992*/        OPC_CheckChild0Type, MVT::v2i32,
/*5994*/        OPC_RecordChild1, // #1 = $lane
/*5995*/        OPC_MoveChild, 1,
/*5997*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6000*/        OPC_MoveParent,
/*6001*/        OPC_MoveParent,
/*6002*/        OPC_RecordChild1, // #2 = $Vn
/*6003*/        OPC_MoveParent,
/*6004*/        OPC_RecordChild1, // #3 = $src1
/*6005*/        OPC_CheckType, MVT::v2i32,
/*6007*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6009*/        OPC_EmitConvertToTarget, 1,
/*6011*/        OPC_EmitInteger, MVT::i32, 14, 
/*6014*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6017*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6030*/      0, /*End of Scope*/
/*6031*/    /*Scope*/ 49, /*->6081*/
/*6032*/      OPC_RecordChild0, // #0 = $src1
/*6033*/      OPC_MoveChild, 1,
/*6035*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6038*/      OPC_MoveChild, 0,
/*6040*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6043*/      OPC_RecordChild0, // #1 = $Vm
/*6044*/      OPC_CheckChild0Type, MVT::v4i16,
/*6046*/      OPC_RecordChild1, // #2 = $lane
/*6047*/      OPC_MoveChild, 1,
/*6049*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6052*/      OPC_MoveParent,
/*6053*/      OPC_MoveParent,
/*6054*/      OPC_RecordChild1, // #3 = $Vn
/*6055*/      OPC_MoveParent,
/*6056*/      OPC_CheckType, MVT::v8i16,
/*6058*/      OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6060*/      OPC_EmitConvertToTarget, 2,
/*6062*/      OPC_EmitInteger, MVT::i32, 14, 
/*6065*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6068*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6081*/    /*Scope*/ 97, /*->6179*/
/*6082*/      OPC_MoveChild, 0,
/*6084*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6087*/      OPC_Scope, 44, /*->6133*/ // 2 children in Scope
/*6089*/        OPC_RecordChild0, // #0 = $Vn
/*6090*/        OPC_MoveChild, 1,
/*6092*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6095*/        OPC_RecordChild0, // #1 = $Vm
/*6096*/        OPC_CheckChild0Type, MVT::v4i16,
/*6098*/        OPC_RecordChild1, // #2 = $lane
/*6099*/        OPC_MoveChild, 1,
/*6101*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6104*/        OPC_MoveParent,
/*6105*/        OPC_MoveParent,
/*6106*/        OPC_MoveParent,
/*6107*/        OPC_RecordChild1, // #3 = $src1
/*6108*/        OPC_CheckType, MVT::v8i16,
/*6110*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6112*/        OPC_EmitConvertToTarget, 2,
/*6114*/        OPC_EmitInteger, MVT::i32, 14, 
/*6117*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6120*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6133*/      /*Scope*/ 44, /*->6178*/
/*6134*/        OPC_MoveChild, 0,
/*6136*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6139*/        OPC_RecordChild0, // #0 = $Vm
/*6140*/        OPC_CheckChild0Type, MVT::v4i16,
/*6142*/        OPC_RecordChild1, // #1 = $lane
/*6143*/        OPC_MoveChild, 1,
/*6145*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6148*/        OPC_MoveParent,
/*6149*/        OPC_MoveParent,
/*6150*/        OPC_RecordChild1, // #2 = $Vn
/*6151*/        OPC_MoveParent,
/*6152*/        OPC_RecordChild1, // #3 = $src1
/*6153*/        OPC_CheckType, MVT::v8i16,
/*6155*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6157*/        OPC_EmitConvertToTarget, 1,
/*6159*/        OPC_EmitInteger, MVT::i32, 14, 
/*6162*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6165*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6178*/      0, /*End of Scope*/
/*6179*/    /*Scope*/ 49, /*->6229*/
/*6180*/      OPC_RecordChild0, // #0 = $src1
/*6181*/      OPC_MoveChild, 1,
/*6183*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6186*/      OPC_MoveChild, 0,
/*6188*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6191*/      OPC_RecordChild0, // #1 = $Vm
/*6192*/      OPC_CheckChild0Type, MVT::v2i32,
/*6194*/      OPC_RecordChild1, // #2 = $lane
/*6195*/      OPC_MoveChild, 1,
/*6197*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6200*/      OPC_MoveParent,
/*6201*/      OPC_MoveParent,
/*6202*/      OPC_RecordChild1, // #3 = $Vn
/*6203*/      OPC_MoveParent,
/*6204*/      OPC_CheckType, MVT::v4i32,
/*6206*/      OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6208*/      OPC_EmitConvertToTarget, 2,
/*6210*/      OPC_EmitInteger, MVT::i32, 14, 
/*6213*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6216*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6229*/    /*Scope*/ 39|128,2/*295*/, /*->6526*/
/*6231*/      OPC_MoveChild, 0,
/*6233*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6329
/*6237*/        OPC_Scope, 44, /*->6283*/ // 2 children in Scope
/*6239*/          OPC_RecordChild0, // #0 = $Vn
/*6240*/          OPC_MoveChild, 1,
/*6242*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6245*/          OPC_RecordChild0, // #1 = $Vm
/*6246*/          OPC_CheckChild0Type, MVT::v2i32,
/*6248*/          OPC_RecordChild1, // #2 = $lane
/*6249*/          OPC_MoveChild, 1,
/*6251*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6254*/          OPC_MoveParent,
/*6255*/          OPC_MoveParent,
/*6256*/          OPC_MoveParent,
/*6257*/          OPC_RecordChild1, // #3 = $src1
/*6258*/          OPC_CheckType, MVT::v4i32,
/*6260*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6262*/          OPC_EmitConvertToTarget, 2,
/*6264*/          OPC_EmitInteger, MVT::i32, 14, 
/*6267*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6270*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6283*/        /*Scope*/ 44, /*->6328*/
/*6284*/          OPC_MoveChild, 0,
/*6286*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6289*/          OPC_RecordChild0, // #0 = $Vm
/*6290*/          OPC_CheckChild0Type, MVT::v2i32,
/*6292*/          OPC_RecordChild1, // #1 = $lane
/*6293*/          OPC_MoveChild, 1,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6298*/          OPC_MoveParent,
/*6299*/          OPC_MoveParent,
/*6300*/          OPC_RecordChild1, // #2 = $Vn
/*6301*/          OPC_MoveParent,
/*6302*/          OPC_RecordChild1, // #3 = $src1
/*6303*/          OPC_CheckType, MVT::v4i32,
/*6305*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6307*/          OPC_EmitConvertToTarget, 1,
/*6309*/          OPC_EmitInteger, MVT::i32, 14, 
/*6312*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6315*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6328*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6427
/*6332*/        OPC_RecordChild0, // #0 = $Vn
/*6333*/        OPC_Scope, 45, /*->6380*/ // 2 children in Scope
/*6335*/          OPC_CheckChild0Type, MVT::v4i16,
/*6337*/          OPC_MoveChild, 1,
/*6339*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6342*/          OPC_RecordChild0, // #1 = $Vm
/*6343*/          OPC_CheckChild0Type, MVT::v4i16,
/*6345*/          OPC_RecordChild1, // #2 = $lane
/*6346*/          OPC_MoveChild, 1,
/*6348*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6351*/          OPC_MoveParent,
/*6352*/          OPC_MoveParent,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_RecordChild1, // #3 = $src1
/*6355*/          OPC_CheckType, MVT::v4i32,
/*6357*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6359*/          OPC_EmitConvertToTarget, 2,
/*6361*/          OPC_EmitInteger, MVT::i32, 14, 
/*6364*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6367*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6380*/        /*Scope*/ 45, /*->6426*/
/*6381*/          OPC_CheckChild0Type, MVT::v2i32,
/*6383*/          OPC_MoveChild, 1,
/*6385*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6388*/          OPC_RecordChild0, // #1 = $Vm
/*6389*/          OPC_CheckChild0Type, MVT::v2i32,
/*6391*/          OPC_RecordChild1, // #2 = $lane
/*6392*/          OPC_MoveChild, 1,
/*6394*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_MoveParent,
/*6399*/          OPC_MoveParent,
/*6400*/          OPC_RecordChild1, // #3 = $src1
/*6401*/          OPC_CheckType, MVT::v2i64,
/*6403*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6405*/          OPC_EmitConvertToTarget, 2,
/*6407*/          OPC_EmitInteger, MVT::i32, 14, 
/*6410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6426*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6525
/*6430*/        OPC_RecordChild0, // #0 = $Vn
/*6431*/        OPC_Scope, 45, /*->6478*/ // 2 children in Scope
/*6433*/          OPC_CheckChild0Type, MVT::v4i16,
/*6435*/          OPC_MoveChild, 1,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_CheckChild0Type, MVT::v4i16,
/*6443*/          OPC_RecordChild1, // #2 = $lane
/*6444*/          OPC_MoveChild, 1,
/*6446*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6449*/          OPC_MoveParent,
/*6450*/          OPC_MoveParent,
/*6451*/          OPC_MoveParent,
/*6452*/          OPC_RecordChild1, // #3 = $src1
/*6453*/          OPC_CheckType, MVT::v4i32,
/*6455*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6457*/          OPC_EmitConvertToTarget, 2,
/*6459*/          OPC_EmitInteger, MVT::i32, 14, 
/*6462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6478*/        /*Scope*/ 45, /*->6524*/
/*6479*/          OPC_CheckChild0Type, MVT::v2i32,
/*6481*/          OPC_MoveChild, 1,
/*6483*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6486*/          OPC_RecordChild0, // #1 = $Vm
/*6487*/          OPC_CheckChild0Type, MVT::v2i32,
/*6489*/          OPC_RecordChild1, // #2 = $lane
/*6490*/          OPC_MoveChild, 1,
/*6492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6495*/          OPC_MoveParent,
/*6496*/          OPC_MoveParent,
/*6497*/          OPC_MoveParent,
/*6498*/          OPC_RecordChild1, // #3 = $src1
/*6499*/          OPC_CheckType, MVT::v2i64,
/*6501*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*6503*/          OPC_EmitConvertToTarget, 2,
/*6505*/          OPC_EmitInteger, MVT::i32, 14, 
/*6508*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6511*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6524*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*6526*/    /*Scope*/ 53|128,1/*181*/, /*->6709*/
/*6528*/      OPC_RecordChild0, // #0 = $src1
/*6529*/      OPC_MoveChild, 1,
/*6531*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6534*/      OPC_Scope, 113, /*->6649*/ // 2 children in Scope
/*6536*/        OPC_RecordChild0, // #1 = $src2
/*6537*/        OPC_MoveChild, 1,
/*6539*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6542*/        OPC_RecordChild0, // #2 = $src3
/*6543*/        OPC_Scope, 51, /*->6596*/ // 2 children in Scope
/*6545*/          OPC_CheckChild0Type, MVT::v8i16,
/*6547*/          OPC_RecordChild1, // #3 = $lane
/*6548*/          OPC_MoveChild, 1,
/*6550*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6553*/          OPC_MoveParent,
/*6554*/          OPC_MoveParent,
/*6555*/          OPC_MoveParent,
/*6556*/          OPC_CheckType, MVT::v8i16,
/*6558*/          OPC_EmitConvertToTarget, 3,
/*6560*/          OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6563*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*6572*/          OPC_EmitConvertToTarget, 3,
/*6574*/          OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6577*/          OPC_EmitInteger, MVT::i32, 14, 
/*6580*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6596*/        /*Scope*/ 51, /*->6648*/
/*6597*/          OPC_CheckChild0Type, MVT::v4i32,
/*6599*/          OPC_RecordChild1, // #3 = $lane
/*6600*/          OPC_MoveChild, 1,
/*6602*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6605*/          OPC_MoveParent,
/*6606*/          OPC_MoveParent,
/*6607*/          OPC_MoveParent,
/*6608*/          OPC_CheckType, MVT::v4i32,
/*6610*/          OPC_EmitConvertToTarget, 3,
/*6612*/          OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6615*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*6624*/          OPC_EmitConvertToTarget, 3,
/*6626*/          OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*6629*/          OPC_EmitInteger, MVT::i32, 14, 
/*6632*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6635*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6648*/        0, /*End of Scope*/
/*6649*/      /*Scope*/ 58, /*->6708*/
/*6650*/        OPC_MoveChild, 0,
/*6652*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6655*/        OPC_RecordChild0, // #1 = $src3
/*6656*/        OPC_CheckChild0Type, MVT::v8i16,
/*6658*/        OPC_RecordChild1, // #2 = $lane
/*6659*/        OPC_MoveChild, 1,
/*6661*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6664*/        OPC_MoveParent,
/*6665*/        OPC_MoveParent,
/*6666*/        OPC_RecordChild1, // #3 = $src2
/*6667*/        OPC_MoveParent,
/*6668*/        OPC_CheckType, MVT::v8i16,
/*6670*/        OPC_EmitConvertToTarget, 2,
/*6672*/        OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6675*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6684*/        OPC_EmitConvertToTarget, 2,
/*6686*/        OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6689*/        OPC_EmitInteger, MVT::i32, 14, 
/*6692*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6708*/      0, /*End of Scope*/
/*6709*/    /*Scope*/ 127, /*->6837*/
/*6710*/      OPC_MoveChild, 0,
/*6712*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6715*/      OPC_Scope, 59, /*->6776*/ // 2 children in Scope
/*6717*/        OPC_RecordChild0, // #0 = $src2
/*6718*/        OPC_MoveChild, 1,
/*6720*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6723*/        OPC_RecordChild0, // #1 = $src3
/*6724*/        OPC_CheckChild0Type, MVT::v8i16,
/*6726*/        OPC_RecordChild1, // #2 = $lane
/*6727*/        OPC_MoveChild, 1,
/*6729*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6732*/        OPC_MoveParent,
/*6733*/        OPC_MoveParent,
/*6734*/        OPC_MoveParent,
/*6735*/        OPC_RecordChild1, // #3 = $src1
/*6736*/        OPC_CheckType, MVT::v8i16,
/*6738*/        OPC_EmitConvertToTarget, 2,
/*6740*/        OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6743*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6752*/        OPC_EmitConvertToTarget, 2,
/*6754*/        OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6757*/        OPC_EmitInteger, MVT::i32, 14, 
/*6760*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6763*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6776*/      /*Scope*/ 59, /*->6836*/
/*6777*/        OPC_MoveChild, 0,
/*6779*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6782*/        OPC_RecordChild0, // #0 = $src3
/*6783*/        OPC_CheckChild0Type, MVT::v8i16,
/*6785*/        OPC_RecordChild1, // #1 = $lane
/*6786*/        OPC_MoveChild, 1,
/*6788*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6791*/        OPC_MoveParent,
/*6792*/        OPC_MoveParent,
/*6793*/        OPC_RecordChild1, // #2 = $src2
/*6794*/        OPC_MoveParent,
/*6795*/        OPC_RecordChild1, // #3 = $src1
/*6796*/        OPC_CheckType, MVT::v8i16,
/*6798*/        OPC_EmitConvertToTarget, 1,
/*6800*/        OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*6803*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*6812*/        OPC_EmitConvertToTarget, 1,
/*6814*/        OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*6817*/        OPC_EmitInteger, MVT::i32, 14, 
/*6820*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6823*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6836*/      0, /*End of Scope*/
/*6837*/    /*Scope*/ 64, /*->6902*/
/*6838*/      OPC_RecordChild0, // #0 = $src1
/*6839*/      OPC_MoveChild, 1,
/*6841*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6844*/      OPC_MoveChild, 0,
/*6846*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6849*/      OPC_RecordChild0, // #1 = $src3
/*6850*/      OPC_CheckChild0Type, MVT::v4i32,
/*6852*/      OPC_RecordChild1, // #2 = $lane
/*6853*/      OPC_MoveChild, 1,
/*6855*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6858*/      OPC_MoveParent,
/*6859*/      OPC_MoveParent,
/*6860*/      OPC_RecordChild1, // #3 = $src2
/*6861*/      OPC_MoveParent,
/*6862*/      OPC_CheckType, MVT::v4i32,
/*6864*/      OPC_EmitConvertToTarget, 2,
/*6866*/      OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6869*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6878*/      OPC_EmitConvertToTarget, 2,
/*6880*/      OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*6883*/      OPC_EmitInteger, MVT::i32, 14, 
/*6886*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6889*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6902*/    /*Scope*/ 127, /*->7030*/
/*6903*/      OPC_MoveChild, 0,
/*6905*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6908*/      OPC_Scope, 59, /*->6969*/ // 2 children in Scope
/*6910*/        OPC_RecordChild0, // #0 = $src2
/*6911*/        OPC_MoveChild, 1,
/*6913*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6916*/        OPC_RecordChild0, // #1 = $src3
/*6917*/        OPC_CheckChild0Type, MVT::v4i32,
/*6919*/        OPC_RecordChild1, // #2 = $lane
/*6920*/        OPC_MoveChild, 1,
/*6922*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6925*/        OPC_MoveParent,
/*6926*/        OPC_MoveParent,
/*6927*/        OPC_MoveParent,
/*6928*/        OPC_RecordChild1, // #3 = $src1
/*6929*/        OPC_CheckType, MVT::v4i32,
/*6931*/        OPC_EmitConvertToTarget, 2,
/*6933*/        OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6936*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*6945*/        OPC_EmitConvertToTarget, 2,
/*6947*/        OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*6950*/        OPC_EmitInteger, MVT::i32, 14, 
/*6953*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6956*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6969*/      /*Scope*/ 59, /*->7029*/
/*6970*/        OPC_MoveChild, 0,
/*6972*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6975*/        OPC_RecordChild0, // #0 = $src3
/*6976*/        OPC_CheckChild0Type, MVT::v4i32,
/*6978*/        OPC_RecordChild1, // #1 = $lane
/*6979*/        OPC_MoveChild, 1,
/*6981*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6984*/        OPC_MoveParent,
/*6985*/        OPC_MoveParent,
/*6986*/        OPC_RecordChild1, // #2 = $src2
/*6987*/        OPC_MoveParent,
/*6988*/        OPC_RecordChild1, // #3 = $src1
/*6989*/        OPC_CheckType, MVT::v4i32,
/*6991*/        OPC_EmitConvertToTarget, 1,
/*6993*/        OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*6996*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*7005*/        OPC_EmitConvertToTarget, 1,
/*7007*/        OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*7010*/        OPC_EmitInteger, MVT::i32, 14, 
/*7013*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7016*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7029*/      0, /*End of Scope*/
/*7030*/    /*Scope*/ 118|128,2/*374*/, /*->7406*/
/*7032*/      OPC_RecordChild0, // #0 = $src1
/*7033*/      OPC_MoveChild, 1,
/*7035*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7038*/      OPC_MoveChild, 0,
/*7040*/      OPC_Scope, 52|128,1/*180*/, /*->7223*/ // 2 children in Scope
/*7043*/        OPC_CheckInteger, 13, 
/*7045*/        OPC_MoveParent,
/*7046*/        OPC_RecordChild1, // #1 = $Vn
/*7047*/        OPC_Scope, 28, /*->7077*/ // 6 children in Scope
/*7049*/          OPC_CheckChild1Type, MVT::v8i8,
/*7051*/          OPC_RecordChild2, // #2 = $Vm
/*7052*/          OPC_CheckChild2Type, MVT::v8i8,
/*7054*/          OPC_MoveParent,
/*7055*/          OPC_CheckType, MVT::v8i8,
/*7057*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7059*/          OPC_EmitInteger, MVT::i32, 14, 
/*7062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7077*/        /*Scope*/ 28, /*->7106*/
/*7078*/          OPC_CheckChild1Type, MVT::v4i16,
/*7080*/          OPC_RecordChild2, // #2 = $Vm
/*7081*/          OPC_CheckChild2Type, MVT::v4i16,
/*7083*/          OPC_MoveParent,
/*7084*/          OPC_CheckType, MVT::v4i16,
/*7086*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7088*/          OPC_EmitInteger, MVT::i32, 14, 
/*7091*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7094*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7106*/        /*Scope*/ 28, /*->7135*/
/*7107*/          OPC_CheckChild1Type, MVT::v2i32,
/*7109*/          OPC_RecordChild2, // #2 = $Vm
/*7110*/          OPC_CheckChild2Type, MVT::v2i32,
/*7112*/          OPC_MoveParent,
/*7113*/          OPC_CheckType, MVT::v2i32,
/*7115*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7117*/          OPC_EmitInteger, MVT::i32, 14, 
/*7120*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7123*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7135*/        /*Scope*/ 28, /*->7164*/
/*7136*/          OPC_CheckChild1Type, MVT::v16i8,
/*7138*/          OPC_RecordChild2, // #2 = $Vm
/*7139*/          OPC_CheckChild2Type, MVT::v16i8,
/*7141*/          OPC_MoveParent,
/*7142*/          OPC_CheckType, MVT::v16i8,
/*7144*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7146*/          OPC_EmitInteger, MVT::i32, 14, 
/*7149*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7152*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7164*/        /*Scope*/ 28, /*->7193*/
/*7165*/          OPC_CheckChild1Type, MVT::v8i16,
/*7167*/          OPC_RecordChild2, // #2 = $Vm
/*7168*/          OPC_CheckChild2Type, MVT::v8i16,
/*7170*/          OPC_MoveParent,
/*7171*/          OPC_CheckType, MVT::v8i16,
/*7173*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7175*/          OPC_EmitInteger, MVT::i32, 14, 
/*7178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7193*/        /*Scope*/ 28, /*->7222*/
/*7194*/          OPC_CheckChild1Type, MVT::v4i32,
/*7196*/          OPC_RecordChild2, // #2 = $Vm
/*7197*/          OPC_CheckChild2Type, MVT::v4i32,
/*7199*/          OPC_MoveParent,
/*7200*/          OPC_CheckType, MVT::v4i32,
/*7202*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7204*/          OPC_EmitInteger, MVT::i32, 14, 
/*7207*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7210*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7222*/        0, /*End of Scope*/
/*7223*/      /*Scope*/ 52|128,1/*180*/, /*->7405*/
/*7225*/        OPC_CheckInteger, 14, 
/*7227*/        OPC_MoveParent,
/*7228*/        OPC_RecordChild1, // #1 = $Vn
/*7229*/        OPC_Scope, 28, /*->7259*/ // 6 children in Scope
/*7231*/          OPC_CheckChild1Type, MVT::v8i8,
/*7233*/          OPC_RecordChild2, // #2 = $Vm
/*7234*/          OPC_CheckChild2Type, MVT::v8i8,
/*7236*/          OPC_MoveParent,
/*7237*/          OPC_CheckType, MVT::v8i8,
/*7239*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7241*/          OPC_EmitInteger, MVT::i32, 14, 
/*7244*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7247*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7259*/        /*Scope*/ 28, /*->7288*/
/*7260*/          OPC_CheckChild1Type, MVT::v4i16,
/*7262*/          OPC_RecordChild2, // #2 = $Vm
/*7263*/          OPC_CheckChild2Type, MVT::v4i16,
/*7265*/          OPC_MoveParent,
/*7266*/          OPC_CheckType, MVT::v4i16,
/*7268*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7270*/          OPC_EmitInteger, MVT::i32, 14, 
/*7273*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7276*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7288*/        /*Scope*/ 28, /*->7317*/
/*7289*/          OPC_CheckChild1Type, MVT::v2i32,
/*7291*/          OPC_RecordChild2, // #2 = $Vm
/*7292*/          OPC_CheckChild2Type, MVT::v2i32,
/*7294*/          OPC_MoveParent,
/*7295*/          OPC_CheckType, MVT::v2i32,
/*7297*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7299*/          OPC_EmitInteger, MVT::i32, 14, 
/*7302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7317*/        /*Scope*/ 28, /*->7346*/
/*7318*/          OPC_CheckChild1Type, MVT::v16i8,
/*7320*/          OPC_RecordChild2, // #2 = $Vm
/*7321*/          OPC_CheckChild2Type, MVT::v16i8,
/*7323*/          OPC_MoveParent,
/*7324*/          OPC_CheckType, MVT::v16i8,
/*7326*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7328*/          OPC_EmitInteger, MVT::i32, 14, 
/*7331*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7334*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7346*/        /*Scope*/ 28, /*->7375*/
/*7347*/          OPC_CheckChild1Type, MVT::v8i16,
/*7349*/          OPC_RecordChild2, // #2 = $Vm
/*7350*/          OPC_CheckChild2Type, MVT::v8i16,
/*7352*/          OPC_MoveParent,
/*7353*/          OPC_CheckType, MVT::v8i16,
/*7355*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7357*/          OPC_EmitInteger, MVT::i32, 14, 
/*7360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7363*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7375*/        /*Scope*/ 28, /*->7404*/
/*7376*/          OPC_CheckChild1Type, MVT::v4i32,
/*7378*/          OPC_RecordChild2, // #2 = $Vm
/*7379*/          OPC_CheckChild2Type, MVT::v4i32,
/*7381*/          OPC_MoveParent,
/*7382*/          OPC_CheckType, MVT::v4i32,
/*7384*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7386*/          OPC_EmitInteger, MVT::i32, 14, 
/*7389*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7392*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7404*/        0, /*End of Scope*/
/*7405*/      0, /*End of Scope*/
/*7406*/    /*Scope*/ 92|128,4/*604*/, /*->8012*/
/*7408*/      OPC_MoveChild, 0,
/*7410*/      OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7795
/*7415*/        OPC_MoveChild, 0,
/*7417*/        OPC_Scope, 58|128,1/*186*/, /*->7606*/ // 2 children in Scope
/*7420*/          OPC_CheckInteger, 13, 
/*7422*/          OPC_MoveParent,
/*7423*/          OPC_RecordChild1, // #0 = $Vn
/*7424*/          OPC_Scope, 29, /*->7455*/ // 6 children in Scope
/*7426*/            OPC_CheckChild1Type, MVT::v8i8,
/*7428*/            OPC_RecordChild2, // #1 = $Vm
/*7429*/            OPC_CheckChild2Type, MVT::v8i8,
/*7431*/            OPC_MoveParent,
/*7432*/            OPC_RecordChild1, // #2 = $src1
/*7433*/            OPC_CheckType, MVT::v8i8,
/*7435*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7437*/            OPC_EmitInteger, MVT::i32, 14, 
/*7440*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7443*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7455*/          /*Scope*/ 29, /*->7485*/
/*7456*/            OPC_CheckChild1Type, MVT::v4i16,
/*7458*/            OPC_RecordChild2, // #1 = $Vm
/*7459*/            OPC_CheckChild2Type, MVT::v4i16,
/*7461*/            OPC_MoveParent,
/*7462*/            OPC_RecordChild1, // #2 = $src1
/*7463*/            OPC_CheckType, MVT::v4i16,
/*7465*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7467*/            OPC_EmitInteger, MVT::i32, 14, 
/*7470*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7473*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7485*/          /*Scope*/ 29, /*->7515*/
/*7486*/            OPC_CheckChild1Type, MVT::v2i32,
/*7488*/            OPC_RecordChild2, // #1 = $Vm
/*7489*/            OPC_CheckChild2Type, MVT::v2i32,
/*7491*/            OPC_MoveParent,
/*7492*/            OPC_RecordChild1, // #2 = $src1
/*7493*/            OPC_CheckType, MVT::v2i32,
/*7495*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7497*/            OPC_EmitInteger, MVT::i32, 14, 
/*7500*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7503*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7515*/          /*Scope*/ 29, /*->7545*/
/*7516*/            OPC_CheckChild1Type, MVT::v16i8,
/*7518*/            OPC_RecordChild2, // #1 = $Vm
/*7519*/            OPC_CheckChild2Type, MVT::v16i8,
/*7521*/            OPC_MoveParent,
/*7522*/            OPC_RecordChild1, // #2 = $src1
/*7523*/            OPC_CheckType, MVT::v16i8,
/*7525*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7527*/            OPC_EmitInteger, MVT::i32, 14, 
/*7530*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7533*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7545*/          /*Scope*/ 29, /*->7575*/
/*7546*/            OPC_CheckChild1Type, MVT::v8i16,
/*7548*/            OPC_RecordChild2, // #1 = $Vm
/*7549*/            OPC_CheckChild2Type, MVT::v8i16,
/*7551*/            OPC_MoveParent,
/*7552*/            OPC_RecordChild1, // #2 = $src1
/*7553*/            OPC_CheckType, MVT::v8i16,
/*7555*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7557*/            OPC_EmitInteger, MVT::i32, 14, 
/*7560*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7563*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7575*/          /*Scope*/ 29, /*->7605*/
/*7576*/            OPC_CheckChild1Type, MVT::v4i32,
/*7578*/            OPC_RecordChild2, // #1 = $Vm
/*7579*/            OPC_CheckChild2Type, MVT::v4i32,
/*7581*/            OPC_MoveParent,
/*7582*/            OPC_RecordChild1, // #2 = $src1
/*7583*/            OPC_CheckType, MVT::v4i32,
/*7585*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7587*/            OPC_EmitInteger, MVT::i32, 14, 
/*7590*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7593*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7605*/          0, /*End of Scope*/
/*7606*/        /*Scope*/ 58|128,1/*186*/, /*->7794*/
/*7608*/          OPC_CheckInteger, 14, 
/*7610*/          OPC_MoveParent,
/*7611*/          OPC_RecordChild1, // #0 = $Vn
/*7612*/          OPC_Scope, 29, /*->7643*/ // 6 children in Scope
/*7614*/            OPC_CheckChild1Type, MVT::v8i8,
/*7616*/            OPC_RecordChild2, // #1 = $Vm
/*7617*/            OPC_CheckChild2Type, MVT::v8i8,
/*7619*/            OPC_MoveParent,
/*7620*/            OPC_RecordChild1, // #2 = $src1
/*7621*/            OPC_CheckType, MVT::v8i8,
/*7623*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7625*/            OPC_EmitInteger, MVT::i32, 14, 
/*7628*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7631*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7643*/          /*Scope*/ 29, /*->7673*/
/*7644*/            OPC_CheckChild1Type, MVT::v4i16,
/*7646*/            OPC_RecordChild2, // #1 = $Vm
/*7647*/            OPC_CheckChild2Type, MVT::v4i16,
/*7649*/            OPC_MoveParent,
/*7650*/            OPC_RecordChild1, // #2 = $src1
/*7651*/            OPC_CheckType, MVT::v4i16,
/*7653*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitInteger, MVT::i32, 14, 
/*7658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7661*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7673*/          /*Scope*/ 29, /*->7703*/
/*7674*/            OPC_CheckChild1Type, MVT::v2i32,
/*7676*/            OPC_RecordChild2, // #1 = $Vm
/*7677*/            OPC_CheckChild2Type, MVT::v2i32,
/*7679*/            OPC_MoveParent,
/*7680*/            OPC_RecordChild1, // #2 = $src1
/*7681*/            OPC_CheckType, MVT::v2i32,
/*7683*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7703*/          /*Scope*/ 29, /*->7733*/
/*7704*/            OPC_CheckChild1Type, MVT::v16i8,
/*7706*/            OPC_RecordChild2, // #1 = $Vm
/*7707*/            OPC_CheckChild2Type, MVT::v16i8,
/*7709*/            OPC_MoveParent,
/*7710*/            OPC_RecordChild1, // #2 = $src1
/*7711*/            OPC_CheckType, MVT::v16i8,
/*7713*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7715*/            OPC_EmitInteger, MVT::i32, 14, 
/*7718*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7721*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7733*/          /*Scope*/ 29, /*->7763*/
/*7734*/            OPC_CheckChild1Type, MVT::v8i16,
/*7736*/            OPC_RecordChild2, // #1 = $Vm
/*7737*/            OPC_CheckChild2Type, MVT::v8i16,
/*7739*/            OPC_MoveParent,
/*7740*/            OPC_RecordChild1, // #2 = $src1
/*7741*/            OPC_CheckType, MVT::v8i16,
/*7743*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7745*/            OPC_EmitInteger, MVT::i32, 14, 
/*7748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7763*/          /*Scope*/ 29, /*->7793*/
/*7764*/            OPC_CheckChild1Type, MVT::v4i32,
/*7766*/            OPC_RecordChild2, // #1 = $Vm
/*7767*/            OPC_CheckChild2Type, MVT::v4i32,
/*7769*/            OPC_MoveParent,
/*7770*/            OPC_RecordChild1, // #2 = $src1
/*7771*/            OPC_CheckType, MVT::v4i32,
/*7773*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7793*/          0, /*End of Scope*/
/*7794*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->7903
/*7798*/        OPC_RecordChild0, // #0 = $Vn
/*7799*/        OPC_Scope, 33, /*->7834*/ // 3 children in Scope
/*7801*/          OPC_CheckChild0Type, MVT::v8i8,
/*7803*/          OPC_MoveParent,
/*7804*/          OPC_MoveChild, 1,
/*7806*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7809*/          OPC_RecordChild0, // #1 = $Vm
/*7810*/          OPC_CheckChild0Type, MVT::v8i8,
/*7812*/          OPC_MoveParent,
/*7813*/          OPC_CheckType, MVT::v8i16,
/*7815*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7817*/          OPC_EmitInteger, MVT::i32, 14, 
/*7820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7834*/        /*Scope*/ 33, /*->7868*/
/*7835*/          OPC_CheckChild0Type, MVT::v4i16,
/*7837*/          OPC_MoveParent,
/*7838*/          OPC_MoveChild, 1,
/*7840*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7843*/          OPC_RecordChild0, // #1 = $Vm
/*7844*/          OPC_CheckChild0Type, MVT::v4i16,
/*7846*/          OPC_MoveParent,
/*7847*/          OPC_CheckType, MVT::v4i32,
/*7849*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7851*/          OPC_EmitInteger, MVT::i32, 14, 
/*7854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7868*/        /*Scope*/ 33, /*->7902*/
/*7869*/          OPC_CheckChild0Type, MVT::v2i32,
/*7871*/          OPC_MoveParent,
/*7872*/          OPC_MoveChild, 1,
/*7874*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7877*/          OPC_RecordChild0, // #1 = $Vm
/*7878*/          OPC_CheckChild0Type, MVT::v2i32,
/*7880*/          OPC_MoveParent,
/*7881*/          OPC_CheckType, MVT::v2i64,
/*7883*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7885*/          OPC_EmitInteger, MVT::i32, 14, 
/*7888*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7891*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7902*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8011
/*7906*/        OPC_RecordChild0, // #0 = $Vn
/*7907*/        OPC_Scope, 33, /*->7942*/ // 3 children in Scope
/*7909*/          OPC_CheckChild0Type, MVT::v8i8,
/*7911*/          OPC_MoveParent,
/*7912*/          OPC_MoveChild, 1,
/*7914*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7917*/          OPC_RecordChild0, // #1 = $Vm
/*7918*/          OPC_CheckChild0Type, MVT::v8i8,
/*7920*/          OPC_MoveParent,
/*7921*/          OPC_CheckType, MVT::v8i16,
/*7923*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7925*/          OPC_EmitInteger, MVT::i32, 14, 
/*7928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7942*/        /*Scope*/ 33, /*->7976*/
/*7943*/          OPC_CheckChild0Type, MVT::v4i16,
/*7945*/          OPC_MoveParent,
/*7946*/          OPC_MoveChild, 1,
/*7948*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7951*/          OPC_RecordChild0, // #1 = $Vm
/*7952*/          OPC_CheckChild0Type, MVT::v4i16,
/*7954*/          OPC_MoveParent,
/*7955*/          OPC_CheckType, MVT::v4i32,
/*7957*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7959*/          OPC_EmitInteger, MVT::i32, 14, 
/*7962*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7976*/        /*Scope*/ 33, /*->8010*/
/*7977*/          OPC_CheckChild0Type, MVT::v2i32,
/*7979*/          OPC_MoveParent,
/*7980*/          OPC_MoveChild, 1,
/*7982*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7985*/          OPC_RecordChild0, // #1 = $Vm
/*7986*/          OPC_CheckChild0Type, MVT::v2i32,
/*7988*/          OPC_MoveParent,
/*7989*/          OPC_CheckType, MVT::v2i64,
/*7991*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*7993*/          OPC_EmitInteger, MVT::i32, 14, 
/*7996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8010*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8012*/    /*Scope*/ 65|128,6/*833*/, /*->8847*/
/*8014*/      OPC_RecordChild0, // #0 = $src1
/*8015*/      OPC_MoveChild, 1,
/*8017*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8225
/*8022*/        OPC_RecordChild0, // #1 = $Vm
/*8023*/        OPC_RecordChild1, // #2 = $SIMM
/*8024*/        OPC_MoveChild, 1,
/*8026*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8029*/        OPC_MoveParent,
/*8030*/        OPC_MoveParent,
/*8031*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8056
/*8034*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8036*/          OPC_EmitConvertToTarget, 2,
/*8038*/          OPC_EmitInteger, MVT::i32, 14, 
/*8041*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8044*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8080
/*8058*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8060*/          OPC_EmitConvertToTarget, 2,
/*8062*/          OPC_EmitInteger, MVT::i32, 14, 
/*8065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8104
/*8082*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8084*/          OPC_EmitConvertToTarget, 2,
/*8086*/          OPC_EmitInteger, MVT::i32, 14, 
/*8089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8128
/*8106*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8108*/          OPC_EmitConvertToTarget, 2,
/*8110*/          OPC_EmitInteger, MVT::i32, 14, 
/*8113*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8116*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8152
/*8130*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8132*/          OPC_EmitConvertToTarget, 2,
/*8134*/          OPC_EmitInteger, MVT::i32, 14, 
/*8137*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8140*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8176
/*8154*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8156*/          OPC_EmitConvertToTarget, 2,
/*8158*/          OPC_EmitInteger, MVT::i32, 14, 
/*8161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8200
/*8178*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8180*/          OPC_EmitConvertToTarget, 2,
/*8182*/          OPC_EmitInteger, MVT::i32, 14, 
/*8185*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8188*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8224
/*8202*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8204*/          OPC_EmitConvertToTarget, 2,
/*8206*/          OPC_EmitInteger, MVT::i32, 14, 
/*8209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8212*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8432
/*8229*/        OPC_RecordChild0, // #1 = $Vm
/*8230*/        OPC_RecordChild1, // #2 = $SIMM
/*8231*/        OPC_MoveChild, 1,
/*8233*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8236*/        OPC_MoveParent,
/*8237*/        OPC_MoveParent,
/*8238*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8263
/*8241*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8243*/          OPC_EmitConvertToTarget, 2,
/*8245*/          OPC_EmitInteger, MVT::i32, 14, 
/*8248*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8287
/*8265*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8267*/          OPC_EmitConvertToTarget, 2,
/*8269*/          OPC_EmitInteger, MVT::i32, 14, 
/*8272*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8311
/*8289*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8291*/          OPC_EmitConvertToTarget, 2,
/*8293*/          OPC_EmitInteger, MVT::i32, 14, 
/*8296*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8299*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8335
/*8313*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8315*/          OPC_EmitConvertToTarget, 2,
/*8317*/          OPC_EmitInteger, MVT::i32, 14, 
/*8320*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8323*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8359
/*8337*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8339*/          OPC_EmitConvertToTarget, 2,
/*8341*/          OPC_EmitInteger, MVT::i32, 14, 
/*8344*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8347*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8383
/*8361*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8363*/          OPC_EmitConvertToTarget, 2,
/*8365*/          OPC_EmitInteger, MVT::i32, 14, 
/*8368*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8371*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8407
/*8385*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8387*/          OPC_EmitConvertToTarget, 2,
/*8389*/          OPC_EmitInteger, MVT::i32, 14, 
/*8392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8431
/*8409*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8411*/          OPC_EmitConvertToTarget, 2,
/*8413*/          OPC_EmitInteger, MVT::i32, 14, 
/*8416*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8419*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8639
/*8436*/        OPC_RecordChild0, // #1 = $Vm
/*8437*/        OPC_RecordChild1, // #2 = $SIMM
/*8438*/        OPC_MoveChild, 1,
/*8440*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8443*/        OPC_MoveParent,
/*8444*/        OPC_MoveParent,
/*8445*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8470
/*8448*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8450*/          OPC_EmitConvertToTarget, 2,
/*8452*/          OPC_EmitInteger, MVT::i32, 14, 
/*8455*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8458*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8494
/*8472*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8474*/          OPC_EmitConvertToTarget, 2,
/*8476*/          OPC_EmitInteger, MVT::i32, 14, 
/*8479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8518
/*8496*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8498*/          OPC_EmitConvertToTarget, 2,
/*8500*/          OPC_EmitInteger, MVT::i32, 14, 
/*8503*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8506*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8542
/*8520*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8522*/          OPC_EmitConvertToTarget, 2,
/*8524*/          OPC_EmitInteger, MVT::i32, 14, 
/*8527*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8530*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8566
/*8544*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8546*/          OPC_EmitConvertToTarget, 2,
/*8548*/          OPC_EmitInteger, MVT::i32, 14, 
/*8551*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8554*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8590
/*8568*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8570*/          OPC_EmitConvertToTarget, 2,
/*8572*/          OPC_EmitInteger, MVT::i32, 14, 
/*8575*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8578*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8614
/*8592*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8594*/          OPC_EmitConvertToTarget, 2,
/*8596*/          OPC_EmitInteger, MVT::i32, 14, 
/*8599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8638
/*8616*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8618*/          OPC_EmitConvertToTarget, 2,
/*8620*/          OPC_EmitInteger, MVT::i32, 14, 
/*8623*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8626*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8846
/*8643*/        OPC_RecordChild0, // #1 = $Vm
/*8644*/        OPC_RecordChild1, // #2 = $SIMM
/*8645*/        OPC_MoveChild, 1,
/*8647*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8650*/        OPC_MoveParent,
/*8651*/        OPC_MoveParent,
/*8652*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8677
/*8655*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8657*/          OPC_EmitConvertToTarget, 2,
/*8659*/          OPC_EmitInteger, MVT::i32, 14, 
/*8662*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8665*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8701
/*8679*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8681*/          OPC_EmitConvertToTarget, 2,
/*8683*/          OPC_EmitInteger, MVT::i32, 14, 
/*8686*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8725
/*8703*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8705*/          OPC_EmitConvertToTarget, 2,
/*8707*/          OPC_EmitInteger, MVT::i32, 14, 
/*8710*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8713*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8749
/*8727*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8729*/          OPC_EmitConvertToTarget, 2,
/*8731*/          OPC_EmitInteger, MVT::i32, 14, 
/*8734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8737*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8773
/*8751*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8753*/          OPC_EmitConvertToTarget, 2,
/*8755*/          OPC_EmitInteger, MVT::i32, 14, 
/*8758*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8761*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8797
/*8775*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8777*/          OPC_EmitConvertToTarget, 2,
/*8779*/          OPC_EmitInteger, MVT::i32, 14, 
/*8782*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8785*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8821
/*8799*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8801*/          OPC_EmitConvertToTarget, 2,
/*8803*/          OPC_EmitInteger, MVT::i32, 14, 
/*8806*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8809*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8845
/*8823*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8825*/          OPC_EmitConvertToTarget, 2,
/*8827*/          OPC_EmitInteger, MVT::i32, 14, 
/*8830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8847*/    /*Scope*/ 68|128,6/*836*/, /*->9685*/
/*8849*/      OPC_MoveChild, 0,
/*8851*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9060
/*8856*/        OPC_RecordChild0, // #0 = $Vm
/*8857*/        OPC_RecordChild1, // #1 = $SIMM
/*8858*/        OPC_MoveChild, 1,
/*8860*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8863*/        OPC_MoveParent,
/*8864*/        OPC_MoveParent,
/*8865*/        OPC_RecordChild1, // #2 = $src1
/*8866*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8891
/*8869*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8871*/          OPC_EmitConvertToTarget, 1,
/*8873*/          OPC_EmitInteger, MVT::i32, 14, 
/*8876*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8879*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8915
/*8893*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8895*/          OPC_EmitConvertToTarget, 1,
/*8897*/          OPC_EmitInteger, MVT::i32, 14, 
/*8900*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8903*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8939
/*8917*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8919*/          OPC_EmitConvertToTarget, 1,
/*8921*/          OPC_EmitInteger, MVT::i32, 14, 
/*8924*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8927*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8963
/*8941*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8943*/          OPC_EmitConvertToTarget, 1,
/*8945*/          OPC_EmitInteger, MVT::i32, 14, 
/*8948*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8951*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8987
/*8965*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8967*/          OPC_EmitConvertToTarget, 1,
/*8969*/          OPC_EmitInteger, MVT::i32, 14, 
/*8972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8975*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9011
/*8989*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*8991*/          OPC_EmitConvertToTarget, 1,
/*8993*/          OPC_EmitInteger, MVT::i32, 14, 
/*8996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9035
/*9013*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9015*/          OPC_EmitConvertToTarget, 1,
/*9017*/          OPC_EmitInteger, MVT::i32, 14, 
/*9020*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9023*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9059
/*9037*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9039*/          OPC_EmitConvertToTarget, 1,
/*9041*/          OPC_EmitInteger, MVT::i32, 14, 
/*9044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9047*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9268
/*9064*/        OPC_RecordChild0, // #0 = $Vm
/*9065*/        OPC_RecordChild1, // #1 = $SIMM
/*9066*/        OPC_MoveChild, 1,
/*9068*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9071*/        OPC_MoveParent,
/*9072*/        OPC_MoveParent,
/*9073*/        OPC_RecordChild1, // #2 = $src1
/*9074*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9099
/*9077*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9079*/          OPC_EmitConvertToTarget, 1,
/*9081*/          OPC_EmitInteger, MVT::i32, 14, 
/*9084*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9087*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9123
/*9101*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9103*/          OPC_EmitConvertToTarget, 1,
/*9105*/          OPC_EmitInteger, MVT::i32, 14, 
/*9108*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9111*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9147
/*9125*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9127*/          OPC_EmitConvertToTarget, 1,
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9171
/*9149*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9151*/          OPC_EmitConvertToTarget, 1,
/*9153*/          OPC_EmitInteger, MVT::i32, 14, 
/*9156*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9159*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9195
/*9173*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9175*/          OPC_EmitConvertToTarget, 1,
/*9177*/          OPC_EmitInteger, MVT::i32, 14, 
/*9180*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9183*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9219
/*9197*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9199*/          OPC_EmitConvertToTarget, 1,
/*9201*/          OPC_EmitInteger, MVT::i32, 14, 
/*9204*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9207*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9243
/*9221*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9223*/          OPC_EmitConvertToTarget, 1,
/*9225*/          OPC_EmitInteger, MVT::i32, 14, 
/*9228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9267
/*9245*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9247*/          OPC_EmitConvertToTarget, 1,
/*9249*/          OPC_EmitInteger, MVT::i32, 14, 
/*9252*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9255*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9476
/*9272*/        OPC_RecordChild0, // #0 = $Vm
/*9273*/        OPC_RecordChild1, // #1 = $SIMM
/*9274*/        OPC_MoveChild, 1,
/*9276*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9279*/        OPC_MoveParent,
/*9280*/        OPC_MoveParent,
/*9281*/        OPC_RecordChild1, // #2 = $src1
/*9282*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9307
/*9285*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9287*/          OPC_EmitConvertToTarget, 1,
/*9289*/          OPC_EmitInteger, MVT::i32, 14, 
/*9292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9295*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9331
/*9309*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9311*/          OPC_EmitConvertToTarget, 1,
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9355
/*9333*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9335*/          OPC_EmitConvertToTarget, 1,
/*9337*/          OPC_EmitInteger, MVT::i32, 14, 
/*9340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9343*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9379
/*9357*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9359*/          OPC_EmitConvertToTarget, 1,
/*9361*/          OPC_EmitInteger, MVT::i32, 14, 
/*9364*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9367*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9403
/*9381*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9383*/          OPC_EmitConvertToTarget, 1,
/*9385*/          OPC_EmitInteger, MVT::i32, 14, 
/*9388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9427
/*9405*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9407*/          OPC_EmitConvertToTarget, 1,
/*9409*/          OPC_EmitInteger, MVT::i32, 14, 
/*9412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9415*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9451
/*9429*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9431*/          OPC_EmitConvertToTarget, 1,
/*9433*/          OPC_EmitInteger, MVT::i32, 14, 
/*9436*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9439*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9475
/*9453*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9455*/          OPC_EmitConvertToTarget, 1,
/*9457*/          OPC_EmitInteger, MVT::i32, 14, 
/*9460*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9463*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9684
/*9480*/        OPC_RecordChild0, // #0 = $Vm
/*9481*/        OPC_RecordChild1, // #1 = $SIMM
/*9482*/        OPC_MoveChild, 1,
/*9484*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9487*/        OPC_MoveParent,
/*9488*/        OPC_MoveParent,
/*9489*/        OPC_RecordChild1, // #2 = $src1
/*9490*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9515
/*9493*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9495*/          OPC_EmitConvertToTarget, 1,
/*9497*/          OPC_EmitInteger, MVT::i32, 14, 
/*9500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9503*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9539
/*9517*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9519*/          OPC_EmitConvertToTarget, 1,
/*9521*/          OPC_EmitInteger, MVT::i32, 14, 
/*9524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9563
/*9541*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9543*/          OPC_EmitConvertToTarget, 1,
/*9545*/          OPC_EmitInteger, MVT::i32, 14, 
/*9548*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9551*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9587
/*9565*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9567*/          OPC_EmitConvertToTarget, 1,
/*9569*/          OPC_EmitInteger, MVT::i32, 14, 
/*9572*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9611
/*9589*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9591*/          OPC_EmitConvertToTarget, 1,
/*9593*/          OPC_EmitInteger, MVT::i32, 14, 
/*9596*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9599*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9635
/*9613*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9615*/          OPC_EmitConvertToTarget, 1,
/*9617*/          OPC_EmitInteger, MVT::i32, 14, 
/*9620*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9623*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9659
/*9637*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9639*/          OPC_EmitConvertToTarget, 1,
/*9641*/          OPC_EmitInteger, MVT::i32, 14, 
/*9644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9647*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9683
/*9661*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9663*/          OPC_EmitConvertToTarget, 1,
/*9665*/          OPC_EmitInteger, MVT::i32, 14, 
/*9668*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9685*/    /*Scope*/ 98|128,3/*482*/, /*->10169*/
/*9687*/      OPC_RecordChild0, // #0 = $Vn
/*9688*/      OPC_MoveChild, 1,
/*9690*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9772
/*9694*/        OPC_RecordChild0, // #1 = $Vm
/*9695*/        OPC_Scope, 24, /*->9721*/ // 3 children in Scope
/*9697*/          OPC_CheckChild0Type, MVT::v8i8,
/*9699*/          OPC_MoveParent,
/*9700*/          OPC_CheckType, MVT::v8i16,
/*9702*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9704*/          OPC_EmitInteger, MVT::i32, 14, 
/*9707*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9710*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9721*/        /*Scope*/ 24, /*->9746*/
/*9722*/          OPC_CheckChild0Type, MVT::v4i16,
/*9724*/          OPC_MoveParent,
/*9725*/          OPC_CheckType, MVT::v4i32,
/*9727*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9729*/          OPC_EmitInteger, MVT::i32, 14, 
/*9732*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9735*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9746*/        /*Scope*/ 24, /*->9771*/
/*9747*/          OPC_CheckChild0Type, MVT::v2i32,
/*9749*/          OPC_MoveParent,
/*9750*/          OPC_CheckType, MVT::v2i64,
/*9752*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9754*/          OPC_EmitInteger, MVT::i32, 14, 
/*9757*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9760*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9771*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9853
/*9775*/        OPC_RecordChild0, // #1 = $Vm
/*9776*/        OPC_Scope, 24, /*->9802*/ // 3 children in Scope
/*9778*/          OPC_CheckChild0Type, MVT::v8i8,
/*9780*/          OPC_MoveParent,
/*9781*/          OPC_CheckType, MVT::v8i16,
/*9783*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9785*/          OPC_EmitInteger, MVT::i32, 14, 
/*9788*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9791*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9802*/        /*Scope*/ 24, /*->9827*/
/*9803*/          OPC_CheckChild0Type, MVT::v4i16,
/*9805*/          OPC_MoveParent,
/*9806*/          OPC_CheckType, MVT::v4i32,
/*9808*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9810*/          OPC_EmitInteger, MVT::i32, 14, 
/*9813*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9816*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9827*/        /*Scope*/ 24, /*->9852*/
/*9828*/          OPC_CheckChild0Type, MVT::v2i32,
/*9830*/          OPC_MoveParent,
/*9831*/          OPC_CheckType, MVT::v2i64,
/*9833*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9835*/          OPC_EmitInteger, MVT::i32, 14, 
/*9838*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9841*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9852*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->9994
/*9857*/        OPC_RecordChild0, // #1 = $Vn
/*9858*/        OPC_RecordChild1, // #2 = $Vm
/*9859*/        OPC_MoveParent,
/*9860*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9883
/*9863*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9865*/          OPC_EmitInteger, MVT::i32, 14, 
/*9868*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9871*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->9905
/*9885*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9887*/          OPC_EmitInteger, MVT::i32, 14, 
/*9890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->9927
/*9907*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9909*/          OPC_EmitInteger, MVT::i32, 14, 
/*9912*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9915*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->9949
/*9929*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9931*/          OPC_EmitInteger, MVT::i32, 14, 
/*9934*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9937*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->9971
/*9951*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9953*/          OPC_EmitInteger, MVT::i32, 14, 
/*9956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->9993
/*9973*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*9975*/          OPC_EmitInteger, MVT::i32, 14, 
/*9978*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9981*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10081
/*9997*/        OPC_RecordChild0, // #1 = $Vn
/*9998*/        OPC_Scope, 26, /*->10026*/ // 3 children in Scope
/*10000*/         OPC_CheckChild0Type, MVT::v8i8,
/*10002*/         OPC_RecordChild1, // #2 = $Vm
/*10003*/         OPC_MoveParent,
/*10004*/         OPC_CheckType, MVT::v8i16,
/*10006*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10008*/         OPC_EmitInteger, MVT::i32, 14, 
/*10011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10026*/       /*Scope*/ 26, /*->10053*/
/*10027*/         OPC_CheckChild0Type, MVT::v4i16,
/*10029*/         OPC_RecordChild1, // #2 = $Vm
/*10030*/         OPC_MoveParent,
/*10031*/         OPC_CheckType, MVT::v4i32,
/*10033*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10035*/         OPC_EmitInteger, MVT::i32, 14, 
/*10038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10053*/       /*Scope*/ 26, /*->10080*/
/*10054*/         OPC_CheckChild0Type, MVT::v2i32,
/*10056*/         OPC_RecordChild1, // #2 = $Vm
/*10057*/         OPC_MoveParent,
/*10058*/         OPC_CheckType, MVT::v2i64,
/*10060*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10062*/         OPC_EmitInteger, MVT::i32, 14, 
/*10065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10080*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10168
/*10084*/       OPC_RecordChild0, // #1 = $Vn
/*10085*/       OPC_Scope, 26, /*->10113*/ // 3 children in Scope
/*10087*/         OPC_CheckChild0Type, MVT::v8i8,
/*10089*/         OPC_RecordChild1, // #2 = $Vm
/*10090*/         OPC_MoveParent,
/*10091*/         OPC_CheckType, MVT::v8i16,
/*10093*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10095*/         OPC_EmitInteger, MVT::i32, 14, 
/*10098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10113*/       /*Scope*/ 26, /*->10140*/
/*10114*/         OPC_CheckChild0Type, MVT::v4i16,
/*10116*/         OPC_RecordChild1, // #2 = $Vm
/*10117*/         OPC_MoveParent,
/*10118*/         OPC_CheckType, MVT::v4i32,
/*10120*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10122*/         OPC_EmitInteger, MVT::i32, 14, 
/*10125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10140*/       /*Scope*/ 26, /*->10167*/
/*10141*/         OPC_CheckChild0Type, MVT::v2i32,
/*10143*/         OPC_RecordChild1, // #2 = $Vm
/*10144*/         OPC_MoveParent,
/*10145*/         OPC_CheckType, MVT::v2i64,
/*10147*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10149*/         OPC_EmitInteger, MVT::i32, 14, 
/*10152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10167*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10169*/   /*Scope*/ 110|128,3/*494*/, /*->10665*/
/*10171*/     OPC_MoveChild, 0,
/*10173*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10258
/*10177*/       OPC_RecordChild0, // #0 = $Vm
/*10178*/       OPC_Scope, 25, /*->10205*/ // 3 children in Scope
/*10180*/         OPC_CheckChild0Type, MVT::v8i8,
/*10182*/         OPC_MoveParent,
/*10183*/         OPC_RecordChild1, // #1 = $Vn
/*10184*/         OPC_CheckType, MVT::v8i16,
/*10186*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10188*/         OPC_EmitInteger, MVT::i32, 14, 
/*10191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10205*/       /*Scope*/ 25, /*->10231*/
/*10206*/         OPC_CheckChild0Type, MVT::v4i16,
/*10208*/         OPC_MoveParent,
/*10209*/         OPC_RecordChild1, // #1 = $Vn
/*10210*/         OPC_CheckType, MVT::v4i32,
/*10212*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10214*/         OPC_EmitInteger, MVT::i32, 14, 
/*10217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10231*/       /*Scope*/ 25, /*->10257*/
/*10232*/         OPC_CheckChild0Type, MVT::v2i32,
/*10234*/         OPC_MoveParent,
/*10235*/         OPC_RecordChild1, // #1 = $Vn
/*10236*/         OPC_CheckType, MVT::v2i64,
/*10238*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10240*/         OPC_EmitInteger, MVT::i32, 14, 
/*10243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10257*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10342
/*10261*/       OPC_RecordChild0, // #0 = $Vm
/*10262*/       OPC_Scope, 25, /*->10289*/ // 3 children in Scope
/*10264*/         OPC_CheckChild0Type, MVT::v8i8,
/*10266*/         OPC_MoveParent,
/*10267*/         OPC_RecordChild1, // #1 = $Vn
/*10268*/         OPC_CheckType, MVT::v8i16,
/*10270*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10272*/         OPC_EmitInteger, MVT::i32, 14, 
/*10275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10289*/       /*Scope*/ 25, /*->10315*/
/*10290*/         OPC_CheckChild0Type, MVT::v4i16,
/*10292*/         OPC_MoveParent,
/*10293*/         OPC_RecordChild1, // #1 = $Vn
/*10294*/         OPC_CheckType, MVT::v4i32,
/*10296*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10298*/         OPC_EmitInteger, MVT::i32, 14, 
/*10301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10315*/       /*Scope*/ 25, /*->10341*/
/*10316*/         OPC_CheckChild0Type, MVT::v2i32,
/*10318*/         OPC_MoveParent,
/*10319*/         OPC_RecordChild1, // #1 = $Vn
/*10320*/         OPC_CheckType, MVT::v2i64,
/*10322*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10324*/         OPC_EmitInteger, MVT::i32, 14, 
/*10327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10341*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10484
/*10346*/       OPC_RecordChild0, // #0 = $Vn
/*10347*/       OPC_RecordChild1, // #1 = $Vm
/*10348*/       OPC_MoveParent,
/*10349*/       OPC_RecordChild1, // #2 = $src1
/*10350*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10373
/*10353*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10355*/         OPC_EmitInteger, MVT::i32, 14, 
/*10358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10395
/*10375*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10377*/         OPC_EmitInteger, MVT::i32, 14, 
/*10380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10417
/*10397*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10399*/         OPC_EmitInteger, MVT::i32, 14, 
/*10402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10439
/*10419*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10421*/         OPC_EmitInteger, MVT::i32, 14, 
/*10424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10461
/*10441*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10443*/         OPC_EmitInteger, MVT::i32, 14, 
/*10446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10483
/*10463*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10465*/         OPC_EmitInteger, MVT::i32, 14, 
/*10468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10574
/*10487*/       OPC_RecordChild0, // #0 = $Vn
/*10488*/       OPC_Scope, 27, /*->10517*/ // 3 children in Scope
/*10490*/         OPC_CheckChild0Type, MVT::v8i8,
/*10492*/         OPC_RecordChild1, // #1 = $Vm
/*10493*/         OPC_MoveParent,
/*10494*/         OPC_RecordChild1, // #2 = $src1
/*10495*/         OPC_CheckType, MVT::v8i16,
/*10497*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10499*/         OPC_EmitInteger, MVT::i32, 14, 
/*10502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10517*/       /*Scope*/ 27, /*->10545*/
/*10518*/         OPC_CheckChild0Type, MVT::v4i16,
/*10520*/         OPC_RecordChild1, // #1 = $Vm
/*10521*/         OPC_MoveParent,
/*10522*/         OPC_RecordChild1, // #2 = $src1
/*10523*/         OPC_CheckType, MVT::v4i32,
/*10525*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10527*/         OPC_EmitInteger, MVT::i32, 14, 
/*10530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10545*/       /*Scope*/ 27, /*->10573*/
/*10546*/         OPC_CheckChild0Type, MVT::v2i32,
/*10548*/         OPC_RecordChild1, // #1 = $Vm
/*10549*/         OPC_MoveParent,
/*10550*/         OPC_RecordChild1, // #2 = $src1
/*10551*/         OPC_CheckType, MVT::v2i64,
/*10553*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10555*/         OPC_EmitInteger, MVT::i32, 14, 
/*10558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10573*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10664
/*10577*/       OPC_RecordChild0, // #0 = $Vn
/*10578*/       OPC_Scope, 27, /*->10607*/ // 3 children in Scope
/*10580*/         OPC_CheckChild0Type, MVT::v8i8,
/*10582*/         OPC_RecordChild1, // #1 = $Vm
/*10583*/         OPC_MoveParent,
/*10584*/         OPC_RecordChild1, // #2 = $src1
/*10585*/         OPC_CheckType, MVT::v8i16,
/*10587*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10589*/         OPC_EmitInteger, MVT::i32, 14, 
/*10592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10607*/       /*Scope*/ 27, /*->10635*/
/*10608*/         OPC_CheckChild0Type, MVT::v4i16,
/*10610*/         OPC_RecordChild1, // #1 = $Vm
/*10611*/         OPC_MoveParent,
/*10612*/         OPC_RecordChild1, // #2 = $src1
/*10613*/         OPC_CheckType, MVT::v4i32,
/*10615*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10617*/         OPC_EmitInteger, MVT::i32, 14, 
/*10620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10635*/       /*Scope*/ 27, /*->10663*/
/*10636*/         OPC_CheckChild0Type, MVT::v2i32,
/*10638*/         OPC_RecordChild1, // #1 = $Vm
/*10639*/         OPC_MoveParent,
/*10640*/         OPC_RecordChild1, // #2 = $src1
/*10641*/         OPC_CheckType, MVT::v2i64,
/*10643*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10645*/         OPC_EmitInteger, MVT::i32, 14, 
/*10648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10663*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10665*/   /*Scope*/ 44|128,1/*172*/, /*->10839*/
/*10667*/     OPC_RecordChild0, // #0 = $Vn
/*10668*/     OPC_RecordChild1, // #1 = $Vm
/*10669*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10691
/*10672*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10674*/       OPC_EmitInteger, MVT::i32, 14, 
/*10677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10712
/*10693*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10695*/       OPC_EmitInteger, MVT::i32, 14, 
/*10698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10733
/*10714*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10716*/       OPC_EmitInteger, MVT::i32, 14, 
/*10719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10754
/*10735*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10737*/       OPC_EmitInteger, MVT::i32, 14, 
/*10740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10775
/*10756*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10758*/       OPC_EmitInteger, MVT::i32, 14, 
/*10761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10796
/*10777*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10779*/       OPC_EmitInteger, MVT::i32, 14, 
/*10782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10817
/*10798*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10800*/       OPC_EmitInteger, MVT::i32, 14, 
/*10803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10838
/*10819*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*10821*/       OPC_EmitInteger, MVT::i32, 14, 
/*10824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10839*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109|128,33/*4333*/,  TARGET_VAL(ISD::OR),// ->15177
/*10844*/   OPC_Scope, 48|128,6/*816*/, /*->11663*/ // 17 children in Scope
/*10847*/     OPC_MoveChild, 0,
/*10849*/     OPC_Scope, 91, /*->10942*/ // 9 children in Scope
/*10851*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10854*/       OPC_MoveChild, 0,
/*10856*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10859*/       OPC_RecordChild0, // #0 = $Rm
/*10860*/       OPC_MoveChild, 1,
/*10862*/       OPC_CheckInteger, 24, 
/*10864*/       OPC_CheckType, MVT::i32,
/*10866*/       OPC_MoveParent,
/*10867*/       OPC_MoveParent,
/*10868*/       OPC_MoveChild, 1,
/*10870*/       OPC_CheckInteger, 16, 
/*10872*/       OPC_CheckType, MVT::i32,
/*10874*/       OPC_MoveParent,
/*10875*/       OPC_MoveParent,
/*10876*/       OPC_MoveChild, 1,
/*10878*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10881*/       OPC_MoveChild, 0,
/*10883*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10886*/       OPC_MoveChild, 0,
/*10888*/       OPC_CheckSame, 0,
/*10890*/       OPC_MoveParent,
/*10891*/       OPC_MoveChild, 1,
/*10893*/       OPC_CheckInteger, 8, 
/*10895*/       OPC_CheckType, MVT::i32,
/*10897*/       OPC_MoveParent,
/*10898*/       OPC_MoveParent,
/*10899*/       OPC_MoveParent,
/*10900*/       OPC_CheckType, MVT::i32,
/*10902*/       OPC_Scope, 18, /*->10922*/ // 2 children in Scope
/*10904*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10906*/         OPC_EmitInteger, MVT::i32, 14, 
/*10909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10922*/       /*Scope*/ 18, /*->10941*/
/*10923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10925*/         OPC_EmitInteger, MVT::i32, 14, 
/*10928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10941*/       0, /*End of Scope*/
/*10942*/     /*Scope*/ 91, /*->11034*/
/*10943*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10946*/       OPC_MoveChild, 0,
/*10948*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10951*/       OPC_RecordChild0, // #0 = $Rm
/*10952*/       OPC_MoveChild, 1,
/*10954*/       OPC_CheckInteger, 8, 
/*10956*/       OPC_CheckType, MVT::i32,
/*10958*/       OPC_MoveParent,
/*10959*/       OPC_MoveParent,
/*10960*/       OPC_MoveParent,
/*10961*/       OPC_MoveChild, 1,
/*10963*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10966*/       OPC_MoveChild, 0,
/*10968*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10971*/       OPC_MoveChild, 0,
/*10973*/       OPC_CheckSame, 0,
/*10975*/       OPC_MoveParent,
/*10976*/       OPC_MoveChild, 1,
/*10978*/       OPC_CheckInteger, 24, 
/*10980*/       OPC_CheckType, MVT::i32,
/*10982*/       OPC_MoveParent,
/*10983*/       OPC_MoveParent,
/*10984*/       OPC_MoveChild, 1,
/*10986*/       OPC_CheckInteger, 16, 
/*10988*/       OPC_CheckType, MVT::i32,
/*10990*/       OPC_MoveParent,
/*10991*/       OPC_MoveParent,
/*10992*/       OPC_CheckType, MVT::i32,
/*10994*/       OPC_Scope, 18, /*->11014*/ // 2 children in Scope
/*10996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10998*/         OPC_EmitInteger, MVT::i32, 14, 
/*11001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11014*/       /*Scope*/ 18, /*->11033*/
/*11015*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11017*/         OPC_EmitInteger, MVT::i32, 14, 
/*11020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11033*/       0, /*End of Scope*/
/*11034*/     /*Scope*/ 57, /*->11092*/
/*11035*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11039*/       OPC_RecordChild0, // #0 = $Rn
/*11040*/       OPC_MoveParent,
/*11041*/       OPC_MoveChild, 1,
/*11043*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11049*/       OPC_MoveChild, 0,
/*11051*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11054*/       OPC_RecordChild0, // #1 = $Rm
/*11055*/       OPC_RecordChild1, // #2 = $sh
/*11056*/       OPC_MoveChild, 1,
/*11058*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11061*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11063*/       OPC_CheckType, MVT::i32,
/*11065*/       OPC_MoveParent,
/*11066*/       OPC_MoveParent,
/*11067*/       OPC_MoveParent,
/*11068*/       OPC_CheckType, MVT::i32,
/*11070*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11072*/       OPC_EmitConvertToTarget, 2,
/*11074*/       OPC_EmitInteger, MVT::i32, 14, 
/*11077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$sh)
/*11092*/     /*Scope*/ 100, /*->11193*/
/*11093*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11099*/       OPC_RecordChild0, // #0 = $Rn
/*11100*/       OPC_MoveParent,
/*11101*/       OPC_MoveChild, 1,
/*11103*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11107*/       OPC_MoveChild, 0,
/*11109*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11151
/*11113*/         OPC_RecordChild0, // #1 = $Rm
/*11114*/         OPC_RecordChild1, // #2 = $sh
/*11115*/         OPC_MoveChild, 1,
/*11117*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11120*/         OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11122*/         OPC_CheckType, MVT::i32,
/*11124*/         OPC_MoveParent,
/*11125*/         OPC_MoveParent,
/*11126*/         OPC_MoveParent,
/*11127*/         OPC_CheckType, MVT::i32,
/*11129*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11131*/         OPC_EmitConvertToTarget, 2,
/*11133*/         OPC_EmitInteger, MVT::i32, 14, 
/*11136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11192
/*11154*/         OPC_RecordChild0, // #1 = $src2
/*11155*/         OPC_RecordChild1, // #2 = $sh
/*11156*/         OPC_MoveChild, 1,
/*11158*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11161*/         OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11163*/         OPC_CheckType, MVT::i32,
/*11165*/         OPC_MoveParent,
/*11166*/         OPC_MoveParent,
/*11167*/         OPC_MoveParent,
/*11168*/         OPC_CheckType, MVT::i32,
/*11170*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11172*/         OPC_EmitConvertToTarget, 2,
/*11174*/         OPC_EmitInteger, MVT::i32, 14, 
/*11177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11193*/     /*Scope*/ 57, /*->11251*/
/*11194*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11198*/       OPC_RecordChild0, // #0 = $Rn
/*11199*/       OPC_MoveParent,
/*11200*/       OPC_MoveChild, 1,
/*11202*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11208*/       OPC_MoveChild, 0,
/*11210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11213*/       OPC_RecordChild0, // #1 = $Rm
/*11214*/       OPC_RecordChild1, // #2 = $sh
/*11215*/       OPC_MoveChild, 1,
/*11217*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11220*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11222*/       OPC_CheckType, MVT::i32,
/*11224*/       OPC_MoveParent,
/*11225*/       OPC_MoveParent,
/*11226*/       OPC_MoveParent,
/*11227*/       OPC_CheckType, MVT::i32,
/*11229*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11231*/       OPC_EmitConvertToTarget, 2,
/*11233*/       OPC_EmitInteger, MVT::i32, 14, 
/*11236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11251*/     /*Scope*/ 27|128,1/*155*/, /*->11408*/
/*11253*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11259*/       OPC_Scope, 94, /*->11355*/ // 2 children in Scope
/*11261*/         OPC_RecordChild0, // #0 = $Rn
/*11262*/         OPC_MoveParent,
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11269*/         OPC_MoveChild, 0,
/*11271*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11313
/*11275*/           OPC_RecordChild0, // #1 = $Rm
/*11276*/           OPC_RecordChild1, // #2 = $sh
/*11277*/           OPC_MoveChild, 1,
/*11279*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11282*/           OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11284*/           OPC_CheckType, MVT::i32,
/*11286*/           OPC_MoveParent,
/*11287*/           OPC_MoveParent,
/*11288*/           OPC_MoveParent,
/*11289*/           OPC_CheckType, MVT::i32,
/*11291*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11293*/           OPC_EmitConvertToTarget, 2,
/*11295*/           OPC_EmitInteger, MVT::i32, 14, 
/*11298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11354
/*11316*/           OPC_RecordChild0, // #1 = $src2
/*11317*/           OPC_RecordChild1, // #2 = $sh
/*11318*/           OPC_MoveChild, 1,
/*11320*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11323*/           OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11325*/           OPC_CheckType, MVT::i32,
/*11327*/           OPC_MoveParent,
/*11328*/           OPC_MoveParent,
/*11329*/           OPC_MoveParent,
/*11330*/           OPC_CheckType, MVT::i32,
/*11332*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11334*/           OPC_EmitConvertToTarget, 2,
/*11336*/           OPC_EmitInteger, MVT::i32, 14, 
/*11339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11355*/       /*Scope*/ 51, /*->11407*/
/*11356*/         OPC_MoveChild, 0,
/*11358*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11361*/         OPC_RecordChild0, // #0 = $Rm
/*11362*/         OPC_RecordChild1, // #1 = $sh
/*11363*/         OPC_MoveChild, 1,
/*11365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11368*/         OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11370*/         OPC_CheckType, MVT::i32,
/*11372*/         OPC_MoveParent,
/*11373*/         OPC_MoveParent,
/*11374*/         OPC_MoveParent,
/*11375*/         OPC_MoveChild, 1,
/*11377*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11381*/         OPC_RecordChild0, // #2 = $Rn
/*11382*/         OPC_MoveParent,
/*11383*/         OPC_CheckType, MVT::i32,
/*11385*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11387*/         OPC_EmitConvertToTarget, 1,
/*11389*/         OPC_EmitInteger, MVT::i32, 14, 
/*11392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$sh)
/*11407*/       0, /*End of Scope*/
/*11408*/     /*Scope*/ 57, /*->11466*/
/*11409*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11413*/       OPC_MoveChild, 0,
/*11415*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11418*/       OPC_RecordChild0, // #0 = $Rm
/*11419*/       OPC_RecordChild1, // #1 = $sh
/*11420*/       OPC_MoveChild, 1,
/*11422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11425*/       OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11427*/       OPC_CheckType, MVT::i32,
/*11429*/       OPC_MoveParent,
/*11430*/       OPC_MoveParent,
/*11431*/       OPC_MoveParent,
/*11432*/       OPC_MoveChild, 1,
/*11434*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11440*/       OPC_RecordChild0, // #2 = $Rn
/*11441*/       OPC_MoveParent,
/*11442*/       OPC_CheckType, MVT::i32,
/*11444*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11446*/       OPC_EmitConvertToTarget, 1,
/*11448*/       OPC_EmitInteger, MVT::i32, 14, 
/*11451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$sh)
/*11466*/     /*Scope*/ 57, /*->11524*/
/*11467*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11473*/       OPC_MoveChild, 0,
/*11475*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11478*/       OPC_RecordChild0, // #0 = $Rm
/*11479*/       OPC_RecordChild1, // #1 = $sh
/*11480*/       OPC_MoveChild, 1,
/*11482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11485*/       OPC_CheckPredicate, 13, // Predicate_pkh_lsl_amt
/*11487*/       OPC_CheckType, MVT::i32,
/*11489*/       OPC_MoveParent,
/*11490*/       OPC_MoveParent,
/*11491*/       OPC_MoveParent,
/*11492*/       OPC_MoveChild, 1,
/*11494*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11498*/       OPC_RecordChild0, // #2 = $Rn
/*11499*/       OPC_MoveParent,
/*11500*/       OPC_CheckType, MVT::i32,
/*11502*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11504*/       OPC_EmitConvertToTarget, 1,
/*11506*/       OPC_EmitInteger, MVT::i32, 14, 
/*11509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11524*/     /*Scope*/ 8|128,1/*136*/, /*->11662*/
/*11526*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11530*/       OPC_MoveChild, 0,
/*11532*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11584
/*11536*/         OPC_RecordChild0, // #0 = $Rm
/*11537*/         OPC_RecordChild1, // #1 = $sh
/*11538*/         OPC_MoveChild, 1,
/*11540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11543*/         OPC_CheckPredicate, 14, // Predicate_pkh_asr_amt
/*11545*/         OPC_CheckType, MVT::i32,
/*11547*/         OPC_MoveParent,
/*11548*/         OPC_MoveParent,
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_MoveChild, 1,
/*11552*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11558*/         OPC_RecordChild0, // #2 = $Rn
/*11559*/         OPC_MoveParent,
/*11560*/         OPC_CheckType, MVT::i32,
/*11562*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11564*/         OPC_EmitConvertToTarget, 1,
/*11566*/         OPC_EmitInteger, MVT::i32, 14, 
/*11569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11661
/*11587*/         OPC_RecordChild0, // #0 = $src2
/*11588*/         OPC_RecordChild1, // #1 = $sh
/*11589*/         OPC_MoveChild, 1,
/*11591*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11594*/         OPC_CheckPredicate, 15, // Predicate_imm1_15
/*11596*/         OPC_CheckType, MVT::i32,
/*11598*/         OPC_MoveParent,
/*11599*/         OPC_MoveParent,
/*11600*/         OPC_MoveParent,
/*11601*/         OPC_MoveChild, 1,
/*11603*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11609*/         OPC_RecordChild0, // #2 = $src1
/*11610*/         OPC_MoveParent,
/*11611*/         OPC_CheckType, MVT::i32,
/*11613*/         OPC_Scope, 22, /*->11637*/ // 2 children in Scope
/*11615*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11617*/           OPC_EmitConvertToTarget, 1,
/*11619*/           OPC_EmitInteger, MVT::i32, 14, 
/*11622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11637*/         /*Scope*/ 22, /*->11660*/
/*11638*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11640*/           OPC_EmitConvertToTarget, 1,
/*11642*/           OPC_EmitInteger, MVT::i32, 14, 
/*11645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11660*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11662*/     0, /*End of Scope*/
/*11663*/   /*Scope*/ 51, /*->11715*/
/*11664*/     OPC_RecordChild0, // #0 = $Rn
/*11665*/     OPC_MoveChild, 1,
/*11667*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11670*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11671*/     OPC_MoveChild, 1,
/*11673*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11684*/     OPC_MoveParent,
/*11685*/     OPC_MoveParent,
/*11686*/     OPC_CheckType, MVT::i32,
/*11688*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11690*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11693*/     OPC_EmitInteger, MVT::i32, 14, 
/*11696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11715*/   /*Scope*/ 74|128,4/*586*/, /*->12303*/
/*11717*/     OPC_MoveChild, 0,
/*11719*/     OPC_Scope, 49, /*->11770*/ // 10 children in Scope
/*11721*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11724*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11725*/       OPC_MoveChild, 1,
/*11727*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11738*/       OPC_MoveParent,
/*11739*/       OPC_MoveParent,
/*11740*/       OPC_RecordChild1, // #1 = $Rn
/*11741*/       OPC_CheckType, MVT::i32,
/*11743*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11745*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11748*/       OPC_EmitInteger, MVT::i32, 14, 
/*11751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11770*/     /*Scope*/ 68, /*->11839*/
/*11771*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11775*/       OPC_RecordChild0, // #0 = $Rn
/*11776*/       OPC_MoveParent,
/*11777*/       OPC_MoveChild, 1,
/*11779*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11785*/       OPC_RecordChild0, // #1 = $Rm
/*11786*/       OPC_MoveParent,
/*11787*/       OPC_CheckType, MVT::i32,
/*11789*/       OPC_Scope, 23, /*->11814*/ // 2 children in Scope
/*11791*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11793*/         OPC_EmitInteger, MVT::i32, 0, 
/*11796*/         OPC_EmitInteger, MVT::i32, 14, 
/*11799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 GPR:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*11814*/       /*Scope*/ 23, /*->11838*/
/*11815*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11817*/         OPC_EmitInteger, MVT::i32, 0, 
/*11820*/         OPC_EmitInteger, MVT::i32, 14, 
/*11823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11838*/       0, /*End of Scope*/
/*11839*/     /*Scope*/ 68, /*->11908*/
/*11840*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11846*/       OPC_RecordChild0, // #0 = $src2
/*11847*/       OPC_MoveParent,
/*11848*/       OPC_MoveChild, 1,
/*11850*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11854*/       OPC_RecordChild0, // #1 = $src1
/*11855*/       OPC_MoveParent,
/*11856*/       OPC_CheckType, MVT::i32,
/*11858*/       OPC_Scope, 23, /*->11883*/ // 2 children in Scope
/*11860*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11862*/         OPC_EmitInteger, MVT::i32, 0, 
/*11865*/         OPC_EmitInteger, MVT::i32, 14, 
/*11868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11883*/       /*Scope*/ 23, /*->11907*/
/*11884*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11886*/         OPC_EmitInteger, MVT::i32, 0, 
/*11889*/         OPC_EmitInteger, MVT::i32, 14, 
/*11892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rm, 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*11907*/       0, /*End of Scope*/
/*11908*/     /*Scope*/ 48, /*->11957*/
/*11909*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11913*/       OPC_RecordChild0, // #0 = $Rn
/*11914*/       OPC_MoveParent,
/*11915*/       OPC_MoveChild, 1,
/*11917*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11920*/       OPC_RecordChild0, // #1 = $Rm
/*11921*/       OPC_RecordChild1, // #2 = $sh
/*11922*/       OPC_MoveChild, 1,
/*11924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11927*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*11929*/       OPC_CheckType, MVT::i32,
/*11931*/       OPC_MoveParent,
/*11932*/       OPC_MoveParent,
/*11933*/       OPC_CheckType, MVT::i32,
/*11935*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11937*/       OPC_EmitConvertToTarget, 2,
/*11939*/       OPC_EmitInteger, MVT::i32, 14, 
/*11942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11957*/     /*Scope*/ 50, /*->12008*/
/*11958*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11964*/       OPC_RecordChild0, // #0 = $src1
/*11965*/       OPC_MoveParent,
/*11966*/       OPC_MoveChild, 1,
/*11968*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11971*/       OPC_RecordChild0, // #1 = $src2
/*11972*/       OPC_RecordChild1, // #2 = $sh
/*11973*/       OPC_MoveChild, 1,
/*11975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11978*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*11980*/       OPC_CheckType, MVT::i32,
/*11982*/       OPC_MoveParent,
/*11983*/       OPC_MoveParent,
/*11984*/       OPC_CheckType, MVT::i32,
/*11986*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11988*/       OPC_EmitConvertToTarget, 2,
/*11990*/       OPC_EmitInteger, MVT::i32, 14, 
/*11993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12008*/     /*Scope*/ 48, /*->12057*/
/*12009*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12013*/       OPC_RecordChild0, // #0 = $src1
/*12014*/       OPC_MoveParent,
/*12015*/       OPC_MoveChild, 1,
/*12017*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12020*/       OPC_RecordChild0, // #1 = $src2
/*12021*/       OPC_RecordChild1, // #2 = $sh
/*12022*/       OPC_MoveChild, 1,
/*12024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12027*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12029*/       OPC_CheckType, MVT::i32,
/*12031*/       OPC_MoveParent,
/*12032*/       OPC_MoveParent,
/*12033*/       OPC_CheckType, MVT::i32,
/*12035*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12037*/       OPC_EmitConvertToTarget, 2,
/*12039*/       OPC_EmitInteger, MVT::i32, 14, 
/*12042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12057*/     /*Scope*/ 50, /*->12108*/
/*12058*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12064*/       OPC_RecordChild0, // #0 = $src1
/*12065*/       OPC_MoveParent,
/*12066*/       OPC_MoveChild, 1,
/*12068*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12071*/       OPC_RecordChild0, // #1 = $src2
/*12072*/       OPC_RecordChild1, // #2 = $sh
/*12073*/       OPC_MoveChild, 1,
/*12075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12078*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12080*/       OPC_CheckType, MVT::i32,
/*12082*/       OPC_MoveParent,
/*12083*/       OPC_MoveParent,
/*12084*/       OPC_CheckType, MVT::i32,
/*12086*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12088*/       OPC_EmitConvertToTarget, 2,
/*12090*/       OPC_EmitInteger, MVT::i32, 14, 
/*12093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12108*/     /*Scope*/ 74, /*->12183*/
/*12109*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12112*/       OPC_RecordChild0, // #0 = $src2
/*12113*/       OPC_RecordChild1, // #1 = $sh
/*12114*/       OPC_MoveChild, 1,
/*12116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12119*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12121*/       OPC_CheckType, MVT::i32,
/*12123*/       OPC_MoveParent,
/*12124*/       OPC_MoveParent,
/*12125*/       OPC_MoveChild, 1,
/*12127*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12131*/       OPC_RecordChild0, // #2 = $src1
/*12132*/       OPC_MoveParent,
/*12133*/       OPC_CheckType, MVT::i32,
/*12135*/       OPC_Scope, 22, /*->12159*/ // 2 children in Scope
/*12137*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12139*/         OPC_EmitConvertToTarget, 1,
/*12141*/         OPC_EmitInteger, MVT::i32, 14, 
/*12144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12159*/       /*Scope*/ 22, /*->12182*/
/*12160*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12162*/         OPC_EmitConvertToTarget, 1,
/*12164*/         OPC_EmitInteger, MVT::i32, 14, 
/*12167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12182*/       0, /*End of Scope*/
/*12183*/     /*Scope*/ 76, /*->12260*/
/*12184*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12187*/       OPC_RecordChild0, // #0 = $src2
/*12188*/       OPC_RecordChild1, // #1 = $sh
/*12189*/       OPC_MoveChild, 1,
/*12191*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12194*/       OPC_CheckPredicate, 16, // Predicate_imm16_31
/*12196*/       OPC_CheckType, MVT::i32,
/*12198*/       OPC_MoveParent,
/*12199*/       OPC_MoveParent,
/*12200*/       OPC_MoveChild, 1,
/*12202*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12208*/       OPC_RecordChild0, // #2 = $src1
/*12209*/       OPC_MoveParent,
/*12210*/       OPC_CheckType, MVT::i32,
/*12212*/       OPC_Scope, 22, /*->12236*/ // 2 children in Scope
/*12214*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12216*/         OPC_EmitConvertToTarget, 1,
/*12218*/         OPC_EmitInteger, MVT::i32, 14, 
/*12221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12236*/       /*Scope*/ 22, /*->12259*/
/*12237*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12239*/         OPC_EmitConvertToTarget, 1,
/*12241*/         OPC_EmitInteger, MVT::i32, 14, 
/*12244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12259*/       0, /*End of Scope*/
/*12260*/     /*Scope*/ 41, /*->12302*/
/*12261*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12265*/       OPC_RecordChild0, // #0 = $src
/*12266*/       OPC_MoveParent,
/*12267*/       OPC_RecordChild1, // #1 = $imm
/*12268*/       OPC_MoveChild, 1,
/*12270*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12273*/       OPC_CheckPredicate, 17, // Predicate_lo16AllZero
/*12275*/       OPC_MoveParent,
/*12276*/       OPC_CheckType, MVT::i32,
/*12278*/       OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12280*/       OPC_EmitConvertToTarget, 1,
/*12282*/       OPC_EmitNodeXForm, 8, 2, // hi16
/*12285*/       OPC_EmitInteger, MVT::i32, 14, 
/*12288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12302*/     0, /*End of Scope*/
/*12303*/   /*Scope*/ 32, /*->12336*/
/*12304*/     OPC_RecordChild0, // #0 = $Rn
/*12305*/     OPC_RecordChild1, // #1 = $shift
/*12306*/     OPC_CheckType, MVT::i32,
/*12308*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12310*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12313*/     OPC_EmitInteger, MVT::i32, 14, 
/*12316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12336*/   /*Scope*/ 43, /*->12380*/
/*12337*/     OPC_MoveChild, 0,
/*12339*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12343*/     OPC_RecordChild0, // #0 = $src
/*12344*/     OPC_MoveParent,
/*12345*/     OPC_RecordChild1, // #1 = $imm
/*12346*/     OPC_MoveChild, 1,
/*12348*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12351*/     OPC_CheckPredicate, 17, // Predicate_lo16AllZero
/*12353*/     OPC_MoveParent,
/*12354*/     OPC_CheckType, MVT::i32,
/*12356*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12358*/     OPC_EmitConvertToTarget, 1,
/*12360*/     OPC_EmitNodeXForm, 8, 2, // hi16
/*12363*/     OPC_EmitInteger, MVT::i32, 14, 
/*12366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12380*/   /*Scope*/ 21|128,1/*149*/, /*->12531*/
/*12382*/     OPC_RecordChild0, // #0 = $Rn
/*12383*/     OPC_Scope, 56, /*->12441*/ // 3 children in Scope
/*12385*/       OPC_MoveChild, 1,
/*12387*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12390*/       OPC_RecordChild0, // #1 = $imm
/*12391*/       OPC_MoveChild, 0,
/*12393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12396*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12398*/       OPC_MoveParent,
/*12399*/       OPC_MoveChild, 1,
/*12401*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12412*/       OPC_MoveParent,
/*12413*/       OPC_MoveParent,
/*12414*/       OPC_CheckType, MVT::i32,
/*12416*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12418*/       OPC_EmitConvertToTarget, 1,
/*12420*/       OPC_EmitInteger, MVT::i32, 14, 
/*12423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12441*/     /*Scope*/ 31, /*->12473*/
/*12442*/       OPC_RecordChild1, // #1 = $Rn
/*12443*/       OPC_CheckType, MVT::i32,
/*12445*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12447*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12450*/       OPC_EmitInteger, MVT::i32, 14, 
/*12453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12473*/     /*Scope*/ 56, /*->12530*/
/*12474*/       OPC_MoveChild, 1,
/*12476*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12479*/       OPC_MoveChild, 0,
/*12481*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12492*/       OPC_MoveParent,
/*12493*/       OPC_RecordChild1, // #1 = $imm
/*12494*/       OPC_MoveChild, 1,
/*12496*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12499*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12501*/       OPC_MoveParent,
/*12502*/       OPC_MoveParent,
/*12503*/       OPC_CheckType, MVT::i32,
/*12505*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12507*/       OPC_EmitConvertToTarget, 1,
/*12509*/       OPC_EmitInteger, MVT::i32, 14, 
/*12512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12530*/     0, /*End of Scope*/
/*12531*/   /*Scope*/ 113, /*->12645*/
/*12532*/     OPC_MoveChild, 0,
/*12534*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12537*/     OPC_Scope, 52, /*->12591*/ // 2 children in Scope
/*12539*/       OPC_RecordChild0, // #0 = $imm
/*12540*/       OPC_MoveChild, 0,
/*12542*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12545*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12547*/       OPC_MoveParent,
/*12548*/       OPC_MoveChild, 1,
/*12550*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12561*/       OPC_MoveParent,
/*12562*/       OPC_MoveParent,
/*12563*/       OPC_RecordChild1, // #1 = $Rn
/*12564*/       OPC_CheckType, MVT::i32,
/*12566*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12568*/       OPC_EmitConvertToTarget, 0,
/*12570*/       OPC_EmitInteger, MVT::i32, 14, 
/*12573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12591*/     /*Scope*/ 52, /*->12644*/
/*12592*/       OPC_MoveChild, 0,
/*12594*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12605*/       OPC_MoveParent,
/*12606*/       OPC_RecordChild1, // #0 = $imm
/*12607*/       OPC_MoveChild, 1,
/*12609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12612*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12614*/       OPC_MoveParent,
/*12615*/       OPC_MoveParent,
/*12616*/       OPC_RecordChild1, // #1 = $Rn
/*12617*/       OPC_CheckType, MVT::i32,
/*12619*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12621*/       OPC_EmitConvertToTarget, 0,
/*12623*/       OPC_EmitInteger, MVT::i32, 14, 
/*12626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12644*/     0, /*End of Scope*/
/*12645*/   /*Scope*/ 40|128,1/*168*/, /*->12815*/
/*12647*/     OPC_RecordChild0, // #0 = $Rn
/*12648*/     OPC_Scope, 117, /*->12767*/ // 2 children in Scope
/*12650*/       OPC_RecordChild1, // #1 = $shift
/*12651*/       OPC_CheckType, MVT::i32,
/*12653*/       OPC_Scope, 27, /*->12682*/ // 4 children in Scope
/*12655*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12657*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12660*/         OPC_EmitInteger, MVT::i32, 14, 
/*12663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12682*/       /*Scope*/ 27, /*->12710*/
/*12683*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12685*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12688*/         OPC_EmitInteger, MVT::i32, 14, 
/*12691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12710*/       /*Scope*/ 27, /*->12738*/
/*12711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12713*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12716*/         OPC_EmitInteger, MVT::i32, 14, 
/*12719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12738*/       /*Scope*/ 27, /*->12766*/
/*12739*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12741*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12744*/         OPC_EmitInteger, MVT::i32, 14, 
/*12747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12766*/       0, /*End of Scope*/
/*12767*/     /*Scope*/ 46, /*->12814*/
/*12768*/       OPC_MoveChild, 1,
/*12770*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12773*/       OPC_RecordChild0, // #1 = $Rm
/*12774*/       OPC_MoveChild, 1,
/*12776*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12787*/       OPC_MoveParent,
/*12788*/       OPC_MoveParent,
/*12789*/       OPC_CheckType, MVT::i32,
/*12791*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12793*/       OPC_EmitInteger, MVT::i32, 14, 
/*12796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12814*/     0, /*End of Scope*/
/*12815*/   /*Scope*/ 47, /*->12863*/
/*12816*/     OPC_MoveChild, 0,
/*12818*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12821*/     OPC_RecordChild0, // #0 = $Rm
/*12822*/     OPC_MoveChild, 1,
/*12824*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12835*/     OPC_MoveParent,
/*12836*/     OPC_MoveParent,
/*12837*/     OPC_RecordChild1, // #1 = $Rn
/*12838*/     OPC_CheckType, MVT::i32,
/*12840*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12842*/     OPC_EmitInteger, MVT::i32, 14, 
/*12845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12863*/   /*Scope*/ 61, /*->12925*/
/*12864*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12870*/     OPC_RecordChild0, // #0 = $src
/*12871*/     OPC_CheckType, MVT::i32,
/*12873*/     OPC_Scope, 24, /*->12899*/ // 2 children in Scope
/*12875*/       OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12877*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12882*/       OPC_EmitInteger, MVT::i32, 14, 
/*12885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12899*/     /*Scope*/ 24, /*->12924*/
/*12900*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12902*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12907*/       OPC_EmitInteger, MVT::i32, 14, 
/*12910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12924*/     0, /*End of Scope*/
/*12925*/   /*Scope*/ 57|128,1/*185*/, /*->13112*/
/*12927*/     OPC_RecordChild0, // #0 = $Rn
/*12928*/     OPC_RecordChild1, // #1 = $imm
/*12929*/     OPC_Scope, 103, /*->13034*/ // 2 children in Scope
/*12931*/       OPC_MoveChild, 1,
/*12933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12936*/       OPC_Scope, 30, /*->12968*/ // 3 children in Scope
/*12938*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*12940*/         OPC_MoveParent,
/*12941*/         OPC_CheckType, MVT::i32,
/*12943*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12945*/         OPC_EmitConvertToTarget, 1,
/*12947*/         OPC_EmitInteger, MVT::i32, 14, 
/*12950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12968*/       /*Scope*/ 30, /*->12999*/
/*12969*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12971*/         OPC_MoveParent,
/*12972*/         OPC_CheckType, MVT::i32,
/*12974*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12976*/         OPC_EmitConvertToTarget, 1,
/*12978*/         OPC_EmitInteger, MVT::i32, 14, 
/*12981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12999*/       /*Scope*/ 33, /*->13033*/
/*13000*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*13002*/         OPC_MoveParent,
/*13003*/         OPC_CheckType, MVT::i32,
/*13005*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13007*/         OPC_EmitConvertToTarget, 1,
/*13009*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*13012*/         OPC_EmitInteger, MVT::i32, 14, 
/*13015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13033*/       0, /*End of Scope*/
/*13034*/     /*Scope*/ 76, /*->13111*/
/*13035*/       OPC_CheckType, MVT::i32,
/*13037*/       OPC_Scope, 23, /*->13062*/ // 3 children in Scope
/*13039*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13041*/         OPC_EmitInteger, MVT::i32, 14, 
/*13044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13062*/       /*Scope*/ 23, /*->13086*/
/*13063*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13065*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13068*/         OPC_EmitInteger, MVT::i32, 14, 
/*13071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13086*/       /*Scope*/ 23, /*->13110*/
/*13087*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13089*/         OPC_EmitInteger, MVT::i32, 14, 
/*13092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13110*/       0, /*End of Scope*/
/*13111*/     0, /*End of Scope*/
/*13112*/   /*Scope*/ 93|128,12/*1629*/, /*->14743*/
/*13114*/     OPC_MoveChild, 0,
/*13116*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13119*/     OPC_Scope, 20|128,5/*660*/, /*->13782*/ // 4 children in Scope
/*13122*/       OPC_RecordChild0, // #0 = $Vn
/*13123*/       OPC_Scope, 84|128,3/*468*/, /*->13594*/ // 2 children in Scope
/*13126*/         OPC_RecordChild1, // #1 = $Vd
/*13127*/         OPC_MoveParent,
/*13128*/         OPC_MoveChild, 1,
/*13130*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13133*/         OPC_Scope, 6|128,1/*134*/, /*->13270*/ // 4 children in Scope
/*13136*/           OPC_RecordChild0, // #2 = $Vm
/*13137*/           OPC_MoveChild, 1,
/*13139*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13142*/           OPC_MoveChild, 0,
/*13144*/           OPC_Scope, 75, /*->13221*/ // 2 children in Scope
/*13146*/             OPC_CheckSame, 1,
/*13148*/             OPC_MoveParent,
/*13149*/             OPC_MoveChild, 1,
/*13151*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13154*/             OPC_MoveChild, 0,
/*13156*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13159*/             OPC_MoveChild, 0,
/*13161*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13164*/             OPC_MoveParent,
/*13165*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13167*/             OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->13194
/*13170*/               OPC_MoveParent,
/*13171*/               OPC_MoveParent,
/*13172*/               OPC_MoveParent,
/*13173*/               OPC_MoveParent,
/*13174*/               OPC_CheckType, MVT::v2i32,
/*13176*/               OPC_EmitInteger, MVT::i32, 14, 
/*13179*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13182*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                      /*SwitchType*/ 24,  MVT::v16i8,// ->13220
/*13196*/               OPC_MoveParent,
/*13197*/               OPC_MoveParent,
/*13198*/               OPC_MoveParent,
/*13199*/               OPC_MoveParent,
/*13200*/               OPC_CheckType, MVT::v4i32,
/*13202*/               OPC_EmitInteger, MVT::i32, 14, 
/*13205*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13208*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                      0, // EndSwitchType
/*13221*/           /*Scope*/ 47, /*->13269*/
/*13222*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13225*/             OPC_MoveChild, 0,
/*13227*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13230*/             OPC_MoveChild, 0,
/*13232*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13235*/             OPC_MoveParent,
/*13236*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13238*/             OPC_CheckType, MVT::v8i8,
/*13240*/             OPC_MoveParent,
/*13241*/             OPC_MoveParent,
/*13242*/             OPC_MoveChild, 1,
/*13244*/             OPC_CheckSame, 1,
/*13246*/             OPC_MoveParent,
/*13247*/             OPC_MoveParent,
/*13248*/             OPC_MoveParent,
/*13249*/             OPC_CheckType, MVT::v2i32,
/*13251*/             OPC_EmitInteger, MVT::i32, 14, 
/*13254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13257*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13269*/           0, /*End of Scope*/
/*13270*/         /*Scope*/ 107, /*->13378*/
/*13271*/           OPC_MoveChild, 0,
/*13273*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13276*/           OPC_MoveChild, 0,
/*13278*/           OPC_Scope, 48, /*->13328*/ // 2 children in Scope
/*13280*/             OPC_CheckSame, 1,
/*13282*/             OPC_MoveParent,
/*13283*/             OPC_MoveChild, 1,
/*13285*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13288*/             OPC_MoveChild, 0,
/*13290*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13293*/             OPC_MoveChild, 0,
/*13295*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13298*/             OPC_MoveParent,
/*13299*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13301*/             OPC_CheckType, MVT::v8i8,
/*13303*/             OPC_MoveParent,
/*13304*/             OPC_MoveParent,
/*13305*/             OPC_MoveParent,
/*13306*/             OPC_RecordChild1, // #2 = $Vm
/*13307*/             OPC_MoveParent,
/*13308*/             OPC_CheckType, MVT::v2i32,
/*13310*/             OPC_EmitInteger, MVT::i32, 14, 
/*13313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13316*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13328*/           /*Scope*/ 48, /*->13377*/
/*13329*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13332*/             OPC_MoveChild, 0,
/*13334*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13337*/             OPC_MoveChild, 0,
/*13339*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13342*/             OPC_MoveParent,
/*13343*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13345*/             OPC_CheckType, MVT::v8i8,
/*13347*/             OPC_MoveParent,
/*13348*/             OPC_MoveParent,
/*13349*/             OPC_MoveChild, 1,
/*13351*/             OPC_CheckSame, 1,
/*13353*/             OPC_MoveParent,
/*13354*/             OPC_MoveParent,
/*13355*/             OPC_RecordChild1, // #2 = $Vm
/*13356*/             OPC_MoveParent,
/*13357*/             OPC_CheckType, MVT::v2i32,
/*13359*/             OPC_EmitInteger, MVT::i32, 14, 
/*13362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13365*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13377*/           0, /*End of Scope*/
/*13378*/         /*Scope*/ 106, /*->13485*/
/*13379*/           OPC_RecordChild0, // #2 = $Vm
/*13380*/           OPC_MoveChild, 1,
/*13382*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13385*/           OPC_MoveChild, 0,
/*13387*/           OPC_Scope, 47, /*->13436*/ // 2 children in Scope
/*13389*/             OPC_CheckSame, 0,
/*13391*/             OPC_MoveParent,
/*13392*/             OPC_MoveChild, 1,
/*13394*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13397*/             OPC_MoveChild, 0,
/*13399*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13402*/             OPC_MoveChild, 0,
/*13404*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13407*/             OPC_MoveParent,
/*13408*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13410*/             OPC_CheckType, MVT::v8i8,
/*13412*/             OPC_MoveParent,
/*13413*/             OPC_MoveParent,
/*13414*/             OPC_MoveParent,
/*13415*/             OPC_MoveParent,
/*13416*/             OPC_CheckType, MVT::v2i32,
/*13418*/             OPC_EmitInteger, MVT::i32, 14, 
/*13421*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13424*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13436*/           /*Scope*/ 47, /*->13484*/
/*13437*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13440*/             OPC_MoveChild, 0,
/*13442*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13445*/             OPC_MoveChild, 0,
/*13447*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13450*/             OPC_MoveParent,
/*13451*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13453*/             OPC_CheckType, MVT::v8i8,
/*13455*/             OPC_MoveParent,
/*13456*/             OPC_MoveParent,
/*13457*/             OPC_MoveChild, 1,
/*13459*/             OPC_CheckSame, 0,
/*13461*/             OPC_MoveParent,
/*13462*/             OPC_MoveParent,
/*13463*/             OPC_MoveParent,
/*13464*/             OPC_CheckType, MVT::v2i32,
/*13466*/             OPC_EmitInteger, MVT::i32, 14, 
/*13469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13472*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13484*/           0, /*End of Scope*/
/*13485*/         /*Scope*/ 107, /*->13593*/
/*13486*/           OPC_MoveChild, 0,
/*13488*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13491*/           OPC_MoveChild, 0,
/*13493*/           OPC_Scope, 48, /*->13543*/ // 2 children in Scope
/*13495*/             OPC_CheckSame, 0,
/*13497*/             OPC_MoveParent,
/*13498*/             OPC_MoveChild, 1,
/*13500*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13503*/             OPC_MoveChild, 0,
/*13505*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13508*/             OPC_MoveChild, 0,
/*13510*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13513*/             OPC_MoveParent,
/*13514*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13516*/             OPC_CheckType, MVT::v8i8,
/*13518*/             OPC_MoveParent,
/*13519*/             OPC_MoveParent,
/*13520*/             OPC_MoveParent,
/*13521*/             OPC_RecordChild1, // #2 = $Vm
/*13522*/             OPC_MoveParent,
/*13523*/             OPC_CheckType, MVT::v2i32,
/*13525*/             OPC_EmitInteger, MVT::i32, 14, 
/*13528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13543*/           /*Scope*/ 48, /*->13592*/
/*13544*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13547*/             OPC_MoveChild, 0,
/*13549*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13552*/             OPC_MoveChild, 0,
/*13554*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13557*/             OPC_MoveParent,
/*13558*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13560*/             OPC_CheckType, MVT::v8i8,
/*13562*/             OPC_MoveParent,
/*13563*/             OPC_MoveParent,
/*13564*/             OPC_MoveChild, 1,
/*13566*/             OPC_CheckSame, 0,
/*13568*/             OPC_MoveParent,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_RecordChild1, // #2 = $Vm
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_CheckType, MVT::v2i32,
/*13574*/             OPC_EmitInteger, MVT::i32, 14, 
/*13577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13580*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13592*/           0, /*End of Scope*/
/*13593*/         0, /*End of Scope*/
/*13594*/       /*Scope*/ 57|128,1/*185*/, /*->13781*/
/*13596*/         OPC_MoveChild, 1,
/*13598*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13601*/         OPC_Scope, 88, /*->13691*/ // 2 children in Scope
/*13603*/           OPC_RecordChild0, // #1 = $Vd
/*13604*/           OPC_MoveChild, 1,
/*13606*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13609*/           OPC_MoveChild, 0,
/*13611*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13614*/           OPC_MoveChild, 0,
/*13616*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13619*/           OPC_MoveParent,
/*13620*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13622*/           OPC_CheckType, MVT::v8i8,
/*13624*/           OPC_MoveParent,
/*13625*/           OPC_MoveParent,
/*13626*/           OPC_MoveParent,
/*13627*/           OPC_MoveParent,
/*13628*/           OPC_MoveChild, 1,
/*13630*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13633*/           OPC_Scope, 27, /*->13662*/ // 2 children in Scope
/*13635*/             OPC_RecordChild0, // #2 = $Vn
/*13636*/             OPC_MoveChild, 1,
/*13638*/             OPC_CheckSame, 1,
/*13640*/             OPC_MoveParent,
/*13641*/             OPC_MoveParent,
/*13642*/             OPC_CheckType, MVT::v2i32,
/*13644*/             OPC_EmitInteger, MVT::i32, 14, 
/*13647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13662*/           /*Scope*/ 27, /*->13690*/
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckSame, 1,
/*13667*/             OPC_MoveParent,
/*13668*/             OPC_RecordChild1, // #2 = $Vn
/*13669*/             OPC_MoveParent,
/*13670*/             OPC_CheckType, MVT::v2i32,
/*13672*/             OPC_EmitInteger, MVT::i32, 14, 
/*13675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13690*/           0, /*End of Scope*/
/*13691*/         /*Scope*/ 88, /*->13780*/
/*13692*/           OPC_MoveChild, 0,
/*13694*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13697*/           OPC_MoveChild, 0,
/*13699*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13702*/           OPC_MoveChild, 0,
/*13704*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13707*/           OPC_MoveParent,
/*13708*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13710*/           OPC_CheckType, MVT::v8i8,
/*13712*/           OPC_MoveParent,
/*13713*/           OPC_MoveParent,
/*13714*/           OPC_RecordChild1, // #1 = $Vd
/*13715*/           OPC_MoveParent,
/*13716*/           OPC_MoveParent,
/*13717*/           OPC_MoveChild, 1,
/*13719*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13722*/           OPC_Scope, 27, /*->13751*/ // 2 children in Scope
/*13724*/             OPC_RecordChild0, // #2 = $Vn
/*13725*/             OPC_MoveChild, 1,
/*13727*/             OPC_CheckSame, 1,
/*13729*/             OPC_MoveParent,
/*13730*/             OPC_MoveParent,
/*13731*/             OPC_CheckType, MVT::v2i32,
/*13733*/             OPC_EmitInteger, MVT::i32, 14, 
/*13736*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13739*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13751*/           /*Scope*/ 27, /*->13779*/
/*13752*/             OPC_MoveChild, 0,
/*13754*/             OPC_CheckSame, 1,
/*13756*/             OPC_MoveParent,
/*13757*/             OPC_RecordChild1, // #2 = $Vn
/*13758*/             OPC_MoveParent,
/*13759*/             OPC_CheckType, MVT::v2i32,
/*13761*/             OPC_EmitInteger, MVT::i32, 14, 
/*13764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13779*/           0, /*End of Scope*/
/*13780*/         0, /*End of Scope*/
/*13781*/       0, /*End of Scope*/
/*13782*/     /*Scope*/ 59|128,1/*187*/, /*->13971*/
/*13784*/       OPC_MoveChild, 0,
/*13786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13789*/       OPC_Scope, 89, /*->13880*/ // 2 children in Scope
/*13791*/         OPC_RecordChild0, // #0 = $Vd
/*13792*/         OPC_MoveChild, 1,
/*13794*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13797*/         OPC_MoveChild, 0,
/*13799*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13802*/         OPC_MoveChild, 0,
/*13804*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13807*/         OPC_MoveParent,
/*13808*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13810*/         OPC_CheckType, MVT::v8i8,
/*13812*/         OPC_MoveParent,
/*13813*/         OPC_MoveParent,
/*13814*/         OPC_MoveParent,
/*13815*/         OPC_RecordChild1, // #1 = $Vm
/*13816*/         OPC_MoveParent,
/*13817*/         OPC_MoveChild, 1,
/*13819*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13822*/         OPC_Scope, 27, /*->13851*/ // 2 children in Scope
/*13824*/           OPC_RecordChild0, // #2 = $Vn
/*13825*/           OPC_MoveChild, 1,
/*13827*/           OPC_CheckSame, 0,
/*13829*/           OPC_MoveParent,
/*13830*/           OPC_MoveParent,
/*13831*/           OPC_CheckType, MVT::v2i32,
/*13833*/           OPC_EmitInteger, MVT::i32, 14, 
/*13836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13851*/         /*Scope*/ 27, /*->13879*/
/*13852*/           OPC_MoveChild, 0,
/*13854*/           OPC_CheckSame, 0,
/*13856*/           OPC_MoveParent,
/*13857*/           OPC_RecordChild1, // #2 = $Vn
/*13858*/           OPC_MoveParent,
/*13859*/           OPC_CheckType, MVT::v2i32,
/*13861*/           OPC_EmitInteger, MVT::i32, 14, 
/*13864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13879*/         0, /*End of Scope*/
/*13880*/       /*Scope*/ 89, /*->13970*/
/*13881*/         OPC_MoveChild, 0,
/*13883*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13886*/         OPC_MoveChild, 0,
/*13888*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13891*/         OPC_MoveChild, 0,
/*13893*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13896*/         OPC_MoveParent,
/*13897*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*13899*/         OPC_CheckType, MVT::v8i8,
/*13901*/         OPC_MoveParent,
/*13902*/         OPC_MoveParent,
/*13903*/         OPC_RecordChild1, // #0 = $Vd
/*13904*/         OPC_MoveParent,
/*13905*/         OPC_RecordChild1, // #1 = $Vm
/*13906*/         OPC_MoveParent,
/*13907*/         OPC_MoveChild, 1,
/*13909*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13912*/         OPC_Scope, 27, /*->13941*/ // 2 children in Scope
/*13914*/           OPC_RecordChild0, // #2 = $Vn
/*13915*/           OPC_MoveChild, 1,
/*13917*/           OPC_CheckSame, 0,
/*13919*/           OPC_MoveParent,
/*13920*/           OPC_MoveParent,
/*13921*/           OPC_CheckType, MVT::v2i32,
/*13923*/           OPC_EmitInteger, MVT::i32, 14, 
/*13926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13929*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13941*/         /*Scope*/ 27, /*->13969*/
/*13942*/           OPC_MoveChild, 0,
/*13944*/           OPC_CheckSame, 0,
/*13946*/           OPC_MoveParent,
/*13947*/           OPC_RecordChild1, // #2 = $Vn
/*13948*/           OPC_MoveParent,
/*13949*/           OPC_CheckType, MVT::v2i32,
/*13951*/           OPC_EmitInteger, MVT::i32, 14, 
/*13954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13969*/         0, /*End of Scope*/
/*13970*/       0, /*End of Scope*/
/*13971*/     /*Scope*/ 68|128,4/*580*/, /*->14553*/
/*13973*/       OPC_RecordChild0, // #0 = $Vn
/*13974*/       OPC_Scope, 4|128,3/*388*/, /*->14365*/ // 2 children in Scope
/*13977*/         OPC_RecordChild1, // #1 = $Vd
/*13978*/         OPC_MoveParent,
/*13979*/         OPC_MoveChild, 1,
/*13981*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13984*/         OPC_Scope, 55, /*->14041*/ // 4 children in Scope
/*13986*/           OPC_RecordChild0, // #2 = $Vm
/*13987*/           OPC_MoveChild, 1,
/*13989*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13992*/           OPC_MoveChild, 0,
/*13994*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13997*/           OPC_MoveChild, 0,
/*13999*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14002*/           OPC_MoveChild, 0,
/*14004*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14007*/           OPC_MoveParent,
/*14008*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14010*/           OPC_CheckType, MVT::v16i8,
/*14012*/           OPC_MoveParent,
/*14013*/           OPC_MoveParent,
/*14014*/           OPC_MoveChild, 1,
/*14016*/           OPC_CheckSame, 1,
/*14018*/           OPC_MoveParent,
/*14019*/           OPC_MoveParent,
/*14020*/           OPC_MoveParent,
/*14021*/           OPC_CheckType, MVT::v4i32,
/*14023*/           OPC_EmitInteger, MVT::i32, 14, 
/*14026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14041*/         /*Scope*/ 107, /*->14149*/
/*14042*/           OPC_MoveChild, 0,
/*14044*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14047*/           OPC_MoveChild, 0,
/*14049*/           OPC_Scope, 48, /*->14099*/ // 2 children in Scope
/*14051*/             OPC_CheckSame, 1,
/*14053*/             OPC_MoveParent,
/*14054*/             OPC_MoveChild, 1,
/*14056*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14059*/             OPC_MoveChild, 0,
/*14061*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14064*/             OPC_MoveChild, 0,
/*14066*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14069*/             OPC_MoveParent,
/*14070*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14072*/             OPC_CheckType, MVT::v16i8,
/*14074*/             OPC_MoveParent,
/*14075*/             OPC_MoveParent,
/*14076*/             OPC_MoveParent,
/*14077*/             OPC_RecordChild1, // #2 = $Vm
/*14078*/             OPC_MoveParent,
/*14079*/             OPC_CheckType, MVT::v4i32,
/*14081*/             OPC_EmitInteger, MVT::i32, 14, 
/*14084*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14087*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14099*/           /*Scope*/ 48, /*->14148*/
/*14100*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14103*/             OPC_MoveChild, 0,
/*14105*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14108*/             OPC_MoveChild, 0,
/*14110*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14113*/             OPC_MoveParent,
/*14114*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14116*/             OPC_CheckType, MVT::v16i8,
/*14118*/             OPC_MoveParent,
/*14119*/             OPC_MoveParent,
/*14120*/             OPC_MoveChild, 1,
/*14122*/             OPC_CheckSame, 1,
/*14124*/             OPC_MoveParent,
/*14125*/             OPC_MoveParent,
/*14126*/             OPC_RecordChild1, // #2 = $Vm
/*14127*/             OPC_MoveParent,
/*14128*/             OPC_CheckType, MVT::v4i32,
/*14130*/             OPC_EmitInteger, MVT::i32, 14, 
/*14133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14148*/           0, /*End of Scope*/
/*14149*/         /*Scope*/ 106, /*->14256*/
/*14150*/           OPC_RecordChild0, // #2 = $Vm
/*14151*/           OPC_MoveChild, 1,
/*14153*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14156*/           OPC_MoveChild, 0,
/*14158*/           OPC_Scope, 47, /*->14207*/ // 2 children in Scope
/*14160*/             OPC_CheckSame, 0,
/*14162*/             OPC_MoveParent,
/*14163*/             OPC_MoveChild, 1,
/*14165*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14168*/             OPC_MoveChild, 0,
/*14170*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14173*/             OPC_MoveChild, 0,
/*14175*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14178*/             OPC_MoveParent,
/*14179*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14181*/             OPC_CheckType, MVT::v16i8,
/*14183*/             OPC_MoveParent,
/*14184*/             OPC_MoveParent,
/*14185*/             OPC_MoveParent,
/*14186*/             OPC_MoveParent,
/*14187*/             OPC_CheckType, MVT::v4i32,
/*14189*/             OPC_EmitInteger, MVT::i32, 14, 
/*14192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14195*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14207*/           /*Scope*/ 47, /*->14255*/
/*14208*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14211*/             OPC_MoveChild, 0,
/*14213*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14216*/             OPC_MoveChild, 0,
/*14218*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14221*/             OPC_MoveParent,
/*14222*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14224*/             OPC_CheckType, MVT::v16i8,
/*14226*/             OPC_MoveParent,
/*14227*/             OPC_MoveParent,
/*14228*/             OPC_MoveChild, 1,
/*14230*/             OPC_CheckSame, 0,
/*14232*/             OPC_MoveParent,
/*14233*/             OPC_MoveParent,
/*14234*/             OPC_MoveParent,
/*14235*/             OPC_CheckType, MVT::v4i32,
/*14237*/             OPC_EmitInteger, MVT::i32, 14, 
/*14240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14243*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14255*/           0, /*End of Scope*/
/*14256*/         /*Scope*/ 107, /*->14364*/
/*14257*/           OPC_MoveChild, 0,
/*14259*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14262*/           OPC_MoveChild, 0,
/*14264*/           OPC_Scope, 48, /*->14314*/ // 2 children in Scope
/*14266*/             OPC_CheckSame, 0,
/*14268*/             OPC_MoveParent,
/*14269*/             OPC_MoveChild, 1,
/*14271*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14274*/             OPC_MoveChild, 0,
/*14276*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14279*/             OPC_MoveChild, 0,
/*14281*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14284*/             OPC_MoveParent,
/*14285*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14287*/             OPC_CheckType, MVT::v16i8,
/*14289*/             OPC_MoveParent,
/*14290*/             OPC_MoveParent,
/*14291*/             OPC_MoveParent,
/*14292*/             OPC_RecordChild1, // #2 = $Vm
/*14293*/             OPC_MoveParent,
/*14294*/             OPC_CheckType, MVT::v4i32,
/*14296*/             OPC_EmitInteger, MVT::i32, 14, 
/*14299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14314*/           /*Scope*/ 48, /*->14363*/
/*14315*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14318*/             OPC_MoveChild, 0,
/*14320*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14323*/             OPC_MoveChild, 0,
/*14325*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14328*/             OPC_MoveParent,
/*14329*/             OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14331*/             OPC_CheckType, MVT::v16i8,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckSame, 0,
/*14339*/             OPC_MoveParent,
/*14340*/             OPC_MoveParent,
/*14341*/             OPC_RecordChild1, // #2 = $Vm
/*14342*/             OPC_MoveParent,
/*14343*/             OPC_CheckType, MVT::v4i32,
/*14345*/             OPC_EmitInteger, MVT::i32, 14, 
/*14348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14351*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14363*/           0, /*End of Scope*/
/*14364*/         0, /*End of Scope*/
/*14365*/       /*Scope*/ 57|128,1/*185*/, /*->14552*/
/*14367*/         OPC_MoveChild, 1,
/*14369*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14372*/         OPC_Scope, 88, /*->14462*/ // 2 children in Scope
/*14374*/           OPC_RecordChild0, // #1 = $Vd
/*14375*/           OPC_MoveChild, 1,
/*14377*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14380*/           OPC_MoveChild, 0,
/*14382*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14385*/           OPC_MoveChild, 0,
/*14387*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14390*/           OPC_MoveParent,
/*14391*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14393*/           OPC_CheckType, MVT::v16i8,
/*14395*/           OPC_MoveParent,
/*14396*/           OPC_MoveParent,
/*14397*/           OPC_MoveParent,
/*14398*/           OPC_MoveParent,
/*14399*/           OPC_MoveChild, 1,
/*14401*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14404*/           OPC_Scope, 27, /*->14433*/ // 2 children in Scope
/*14406*/             OPC_RecordChild0, // #2 = $Vn
/*14407*/             OPC_MoveChild, 1,
/*14409*/             OPC_CheckSame, 1,
/*14411*/             OPC_MoveParent,
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckType, MVT::v4i32,
/*14415*/             OPC_EmitInteger, MVT::i32, 14, 
/*14418*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14421*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14433*/           /*Scope*/ 27, /*->14461*/
/*14434*/             OPC_MoveChild, 0,
/*14436*/             OPC_CheckSame, 1,
/*14438*/             OPC_MoveParent,
/*14439*/             OPC_RecordChild1, // #2 = $Vn
/*14440*/             OPC_MoveParent,
/*14441*/             OPC_CheckType, MVT::v4i32,
/*14443*/             OPC_EmitInteger, MVT::i32, 14, 
/*14446*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14449*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14461*/           0, /*End of Scope*/
/*14462*/         /*Scope*/ 88, /*->14551*/
/*14463*/           OPC_MoveChild, 0,
/*14465*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14468*/           OPC_MoveChild, 0,
/*14470*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14473*/           OPC_MoveChild, 0,
/*14475*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14478*/           OPC_MoveParent,
/*14479*/           OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14481*/           OPC_CheckType, MVT::v16i8,
/*14483*/           OPC_MoveParent,
/*14484*/           OPC_MoveParent,
/*14485*/           OPC_RecordChild1, // #1 = $Vd
/*14486*/           OPC_MoveParent,
/*14487*/           OPC_MoveParent,
/*14488*/           OPC_MoveChild, 1,
/*14490*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14493*/           OPC_Scope, 27, /*->14522*/ // 2 children in Scope
/*14495*/             OPC_RecordChild0, // #2 = $Vn
/*14496*/             OPC_MoveChild, 1,
/*14498*/             OPC_CheckSame, 1,
/*14500*/             OPC_MoveParent,
/*14501*/             OPC_MoveParent,
/*14502*/             OPC_CheckType, MVT::v4i32,
/*14504*/             OPC_EmitInteger, MVT::i32, 14, 
/*14507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14510*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14522*/           /*Scope*/ 27, /*->14550*/
/*14523*/             OPC_MoveChild, 0,
/*14525*/             OPC_CheckSame, 1,
/*14527*/             OPC_MoveParent,
/*14528*/             OPC_RecordChild1, // #2 = $Vn
/*14529*/             OPC_MoveParent,
/*14530*/             OPC_CheckType, MVT::v4i32,
/*14532*/             OPC_EmitInteger, MVT::i32, 14, 
/*14535*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14538*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14550*/           0, /*End of Scope*/
/*14551*/         0, /*End of Scope*/
/*14552*/       0, /*End of Scope*/
/*14553*/     /*Scope*/ 59|128,1/*187*/, /*->14742*/
/*14555*/       OPC_MoveChild, 0,
/*14557*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14560*/       OPC_Scope, 89, /*->14651*/ // 2 children in Scope
/*14562*/         OPC_RecordChild0, // #0 = $Vd
/*14563*/         OPC_MoveChild, 1,
/*14565*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14568*/         OPC_MoveChild, 0,
/*14570*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14573*/         OPC_MoveChild, 0,
/*14575*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14578*/         OPC_MoveParent,
/*14579*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14581*/         OPC_CheckType, MVT::v16i8,
/*14583*/         OPC_MoveParent,
/*14584*/         OPC_MoveParent,
/*14585*/         OPC_MoveParent,
/*14586*/         OPC_RecordChild1, // #1 = $Vm
/*14587*/         OPC_MoveParent,
/*14588*/         OPC_MoveChild, 1,
/*14590*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14593*/         OPC_Scope, 27, /*->14622*/ // 2 children in Scope
/*14595*/           OPC_RecordChild0, // #2 = $Vn
/*14596*/           OPC_MoveChild, 1,
/*14598*/           OPC_CheckSame, 0,
/*14600*/           OPC_MoveParent,
/*14601*/           OPC_MoveParent,
/*14602*/           OPC_CheckType, MVT::v4i32,
/*14604*/           OPC_EmitInteger, MVT::i32, 14, 
/*14607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14610*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14622*/         /*Scope*/ 27, /*->14650*/
/*14623*/           OPC_MoveChild, 0,
/*14625*/           OPC_CheckSame, 0,
/*14627*/           OPC_MoveParent,
/*14628*/           OPC_RecordChild1, // #2 = $Vn
/*14629*/           OPC_MoveParent,
/*14630*/           OPC_CheckType, MVT::v4i32,
/*14632*/           OPC_EmitInteger, MVT::i32, 14, 
/*14635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14650*/         0, /*End of Scope*/
/*14651*/       /*Scope*/ 89, /*->14741*/
/*14652*/         OPC_MoveChild, 0,
/*14654*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14657*/         OPC_MoveChild, 0,
/*14659*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14662*/         OPC_MoveChild, 0,
/*14664*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14667*/         OPC_MoveParent,
/*14668*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14670*/         OPC_CheckType, MVT::v16i8,
/*14672*/         OPC_MoveParent,
/*14673*/         OPC_MoveParent,
/*14674*/         OPC_RecordChild1, // #0 = $Vd
/*14675*/         OPC_MoveParent,
/*14676*/         OPC_RecordChild1, // #1 = $Vm
/*14677*/         OPC_MoveParent,
/*14678*/         OPC_MoveChild, 1,
/*14680*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/         OPC_Scope, 27, /*->14712*/ // 2 children in Scope
/*14685*/           OPC_RecordChild0, // #2 = $Vn
/*14686*/           OPC_MoveChild, 1,
/*14688*/           OPC_CheckSame, 0,
/*14690*/           OPC_MoveParent,
/*14691*/           OPC_MoveParent,
/*14692*/           OPC_CheckType, MVT::v4i32,
/*14694*/           OPC_EmitInteger, MVT::i32, 14, 
/*14697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14712*/         /*Scope*/ 27, /*->14740*/
/*14713*/           OPC_MoveChild, 0,
/*14715*/           OPC_CheckSame, 0,
/*14717*/           OPC_MoveParent,
/*14718*/           OPC_RecordChild1, // #2 = $Vn
/*14719*/           OPC_MoveParent,
/*14720*/           OPC_CheckType, MVT::v4i32,
/*14722*/           OPC_EmitInteger, MVT::i32, 14, 
/*14725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14728*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14740*/         0, /*End of Scope*/
/*14741*/       0, /*End of Scope*/
/*14742*/     0, /*End of Scope*/
/*14743*/   /*Scope*/ 0|128,1/*128*/, /*->14873*/
/*14745*/     OPC_RecordChild0, // #0 = $Vn
/*14746*/     OPC_MoveChild, 1,
/*14748*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14751*/     OPC_Scope, 73, /*->14826*/ // 2 children in Scope
/*14753*/       OPC_RecordChild0, // #1 = $Vm
/*14754*/       OPC_MoveChild, 1,
/*14756*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14759*/       OPC_MoveChild, 0,
/*14761*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14764*/       OPC_MoveChild, 0,
/*14766*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14769*/       OPC_MoveParent,
/*14770*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14772*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->14799
/*14775*/         OPC_MoveParent,
/*14776*/         OPC_MoveParent,
/*14777*/         OPC_MoveParent,
/*14778*/         OPC_CheckType, MVT::v2i32,
/*14780*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14782*/         OPC_EmitInteger, MVT::i32, 14, 
/*14785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->14825
/*14801*/         OPC_MoveParent,
/*14802*/         OPC_MoveParent,
/*14803*/         OPC_MoveParent,
/*14804*/         OPC_CheckType, MVT::v4i32,
/*14806*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14808*/         OPC_EmitInteger, MVT::i32, 14, 
/*14811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*14826*/     /*Scope*/ 45, /*->14872*/
/*14827*/       OPC_MoveChild, 0,
/*14829*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14832*/       OPC_MoveChild, 0,
/*14834*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14837*/       OPC_MoveChild, 0,
/*14839*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14842*/       OPC_MoveParent,
/*14843*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14845*/       OPC_CheckType, MVT::v8i8,
/*14847*/       OPC_MoveParent,
/*14848*/       OPC_MoveParent,
/*14849*/       OPC_RecordChild1, // #1 = $Vm
/*14850*/       OPC_MoveParent,
/*14851*/       OPC_CheckType, MVT::v2i32,
/*14853*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14855*/       OPC_EmitInteger, MVT::i32, 14, 
/*14858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14872*/     0, /*End of Scope*/
/*14873*/   /*Scope*/ 101, /*->14975*/
/*14874*/     OPC_MoveChild, 0,
/*14876*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14879*/     OPC_Scope, 46, /*->14927*/ // 2 children in Scope
/*14881*/       OPC_RecordChild0, // #0 = $Vm
/*14882*/       OPC_MoveChild, 1,
/*14884*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14887*/       OPC_MoveChild, 0,
/*14889*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14892*/       OPC_MoveChild, 0,
/*14894*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14897*/       OPC_MoveParent,
/*14898*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14900*/       OPC_CheckType, MVT::v8i8,
/*14902*/       OPC_MoveParent,
/*14903*/       OPC_MoveParent,
/*14904*/       OPC_MoveParent,
/*14905*/       OPC_RecordChild1, // #1 = $Vn
/*14906*/       OPC_CheckType, MVT::v2i32,
/*14908*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14910*/       OPC_EmitInteger, MVT::i32, 14, 
/*14913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14927*/     /*Scope*/ 46, /*->14974*/
/*14928*/       OPC_MoveChild, 0,
/*14930*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14933*/       OPC_MoveChild, 0,
/*14935*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14938*/       OPC_MoveChild, 0,
/*14940*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14943*/       OPC_MoveParent,
/*14944*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*14946*/       OPC_CheckType, MVT::v8i8,
/*14948*/       OPC_MoveParent,
/*14949*/       OPC_MoveParent,
/*14950*/       OPC_RecordChild1, // #0 = $Vm
/*14951*/       OPC_MoveParent,
/*14952*/       OPC_RecordChild1, // #1 = $Vn
/*14953*/       OPC_CheckType, MVT::v2i32,
/*14955*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*14957*/       OPC_EmitInteger, MVT::i32, 14, 
/*14960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14974*/     0, /*End of Scope*/
/*14975*/   /*Scope*/ 51, /*->15027*/
/*14976*/     OPC_RecordChild0, // #0 = $Vn
/*14977*/     OPC_MoveChild, 1,
/*14979*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14982*/     OPC_MoveChild, 0,
/*14984*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14987*/     OPC_MoveChild, 0,
/*14989*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14992*/     OPC_MoveChild, 0,
/*14994*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14997*/     OPC_MoveParent,
/*14998*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15000*/     OPC_CheckType, MVT::v16i8,
/*15002*/     OPC_MoveParent,
/*15003*/     OPC_MoveParent,
/*15004*/     OPC_RecordChild1, // #1 = $Vm
/*15005*/     OPC_MoveParent,
/*15006*/     OPC_CheckType, MVT::v4i32,
/*15008*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15010*/     OPC_EmitInteger, MVT::i32, 14, 
/*15013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15027*/   /*Scope*/ 101, /*->15129*/
/*15028*/     OPC_MoveChild, 0,
/*15030*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15033*/     OPC_Scope, 46, /*->15081*/ // 2 children in Scope
/*15035*/       OPC_RecordChild0, // #0 = $Vm
/*15036*/       OPC_MoveChild, 1,
/*15038*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15041*/       OPC_MoveChild, 0,
/*15043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15046*/       OPC_MoveChild, 0,
/*15048*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15051*/       OPC_MoveParent,
/*15052*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15054*/       OPC_CheckType, MVT::v16i8,
/*15056*/       OPC_MoveParent,
/*15057*/       OPC_MoveParent,
/*15058*/       OPC_MoveParent,
/*15059*/       OPC_RecordChild1, // #1 = $Vn
/*15060*/       OPC_CheckType, MVT::v4i32,
/*15062*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15064*/       OPC_EmitInteger, MVT::i32, 14, 
/*15067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15081*/     /*Scope*/ 46, /*->15128*/
/*15082*/       OPC_MoveChild, 0,
/*15084*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15087*/       OPC_MoveChild, 0,
/*15089*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15092*/       OPC_MoveChild, 0,
/*15094*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15097*/       OPC_MoveParent,
/*15098*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*15100*/       OPC_CheckType, MVT::v16i8,
/*15102*/       OPC_MoveParent,
/*15103*/       OPC_MoveParent,
/*15104*/       OPC_RecordChild1, // #0 = $Vm
/*15105*/       OPC_MoveParent,
/*15106*/       OPC_RecordChild1, // #1 = $Vn
/*15107*/       OPC_CheckType, MVT::v4i32,
/*15109*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15111*/       OPC_EmitInteger, MVT::i32, 14, 
/*15114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15128*/     0, /*End of Scope*/
/*15129*/   /*Scope*/ 46, /*->15176*/
/*15130*/     OPC_RecordChild0, // #0 = $Vn
/*15131*/     OPC_RecordChild1, // #1 = $Vm
/*15132*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->15154
/*15135*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15137*/       OPC_EmitInteger, MVT::i32, 14, 
/*15140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->15175
/*15156*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15158*/       OPC_EmitInteger, MVT::i32, 14, 
/*15161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*15176*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->16441
/*15181*/   OPC_Scope, 95|128,2/*351*/, /*->15535*/ // 8 children in Scope
/*15184*/     OPC_MoveChild, 0,
/*15186*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->15468
/*15191*/       OPC_Scope, 104, /*->15297*/ // 2 children in Scope
/*15193*/         OPC_MoveChild, 0,
/*15195*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15198*/         OPC_RecordChild0, // #0 = $a
/*15199*/         OPC_MoveChild, 1,
/*15201*/         OPC_CheckInteger, 16, 
/*15203*/         OPC_CheckType, MVT::i32,
/*15205*/         OPC_MoveParent,
/*15206*/         OPC_MoveParent,
/*15207*/         OPC_MoveChild, 1,
/*15209*/         OPC_CheckInteger, 16, 
/*15211*/         OPC_CheckType, MVT::i32,
/*15213*/         OPC_MoveParent,
/*15214*/         OPC_MoveParent,
/*15215*/         OPC_MoveChild, 1,
/*15217*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15220*/         OPC_Scope, 43, /*->15265*/ // 2 children in Scope
/*15222*/           OPC_MoveChild, 0,
/*15224*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15227*/           OPC_RecordChild0, // #1 = $b
/*15228*/           OPC_MoveChild, 1,
/*15230*/           OPC_CheckInteger, 16, 
/*15232*/           OPC_CheckType, MVT::i32,
/*15234*/           OPC_MoveParent,
/*15235*/           OPC_MoveParent,
/*15236*/           OPC_MoveChild, 1,
/*15238*/           OPC_CheckInteger, 16, 
/*15240*/           OPC_CheckType, MVT::i32,
/*15242*/           OPC_MoveParent,
/*15243*/           OPC_MoveParent,
/*15244*/           OPC_CheckType, MVT::i32,
/*15246*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15248*/           OPC_EmitInteger, MVT::i32, 14, 
/*15251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15265*/         /*Scope*/ 30, /*->15296*/
/*15266*/           OPC_RecordChild0, // #1 = $b
/*15267*/           OPC_MoveChild, 1,
/*15269*/           OPC_CheckInteger, 16, 
/*15271*/           OPC_CheckType, MVT::i32,
/*15273*/           OPC_MoveParent,
/*15274*/           OPC_MoveParent,
/*15275*/           OPC_CheckType, MVT::i32,
/*15277*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15279*/           OPC_EmitInteger, MVT::i32, 14, 
/*15282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15296*/         0, /*End of Scope*/
/*15297*/       /*Scope*/ 40|128,1/*168*/, /*->15467*/
/*15299*/         OPC_RecordChild0, // #0 = $a
/*15300*/         OPC_MoveChild, 1,
/*15302*/         OPC_CheckInteger, 16, 
/*15304*/         OPC_CheckType, MVT::i32,
/*15306*/         OPC_MoveParent,
/*15307*/         OPC_MoveParent,
/*15308*/         OPC_MoveChild, 1,
/*15310*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->15414
/*15314*/           OPC_Scope, 43, /*->15359*/ // 2 children in Scope
/*15316*/             OPC_MoveChild, 0,
/*15318*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15321*/             OPC_RecordChild0, // #1 = $b
/*15322*/             OPC_MoveChild, 1,
/*15324*/             OPC_CheckInteger, 16, 
/*15326*/             OPC_CheckType, MVT::i32,
/*15328*/             OPC_MoveParent,
/*15329*/             OPC_MoveParent,
/*15330*/             OPC_MoveChild, 1,
/*15332*/             OPC_CheckInteger, 16, 
/*15334*/             OPC_CheckType, MVT::i32,
/*15336*/             OPC_MoveParent,
/*15337*/             OPC_MoveParent,
/*15338*/             OPC_CheckType, MVT::i32,
/*15340*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15342*/             OPC_EmitInteger, MVT::i32, 14, 
/*15345*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15348*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15359*/           /*Scope*/ 53, /*->15413*/
/*15360*/             OPC_RecordChild0, // #1 = $Rm
/*15361*/             OPC_MoveChild, 1,
/*15363*/             OPC_CheckInteger, 16, 
/*15365*/             OPC_CheckType, MVT::i32,
/*15367*/             OPC_MoveParent,
/*15368*/             OPC_MoveParent,
/*15369*/             OPC_CheckType, MVT::i32,
/*15371*/             OPC_Scope, 19, /*->15392*/ // 2 children in Scope
/*15373*/               OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15375*/               OPC_EmitInteger, MVT::i32, 14, 
/*15378*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15381*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15392*/             /*Scope*/ 19, /*->15412*/
/*15393*/               OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15395*/               OPC_EmitInteger, MVT::i32, 14, 
/*15398*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15401*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15412*/             0, /*End of Scope*/
/*15413*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15466
/*15417*/           OPC_RecordChild0, // #1 = $Rm
/*15418*/           OPC_MoveChild, 1,
/*15420*/           OPC_CheckValueType, MVT::i16,
/*15422*/           OPC_MoveParent,
/*15423*/           OPC_MoveParent,
/*15424*/           OPC_Scope, 19, /*->15445*/ // 2 children in Scope
/*15426*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15428*/             OPC_EmitInteger, MVT::i32, 14, 
/*15431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15434*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15445*/           /*Scope*/ 19, /*->15465*/
/*15446*/             OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15448*/             OPC_EmitInteger, MVT::i32, 14, 
/*15451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15454*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15465*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*15467*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15534
/*15471*/       OPC_RecordChild0, // #0 = $Rn
/*15472*/       OPC_MoveChild, 1,
/*15474*/       OPC_CheckValueType, MVT::i16,
/*15476*/       OPC_MoveParent,
/*15477*/       OPC_MoveParent,
/*15478*/       OPC_MoveChild, 1,
/*15480*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15483*/       OPC_RecordChild0, // #1 = $Rm
/*15484*/       OPC_MoveChild, 1,
/*15486*/       OPC_CheckInteger, 16, 
/*15488*/       OPC_CheckType, MVT::i32,
/*15490*/       OPC_MoveParent,
/*15491*/       OPC_MoveParent,
/*15492*/       OPC_Scope, 19, /*->15513*/ // 2 children in Scope
/*15494*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15496*/         OPC_EmitInteger, MVT::i32, 14, 
/*15499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15513*/       /*Scope*/ 19, /*->15533*/
/*15514*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15516*/         OPC_EmitInteger, MVT::i32, 14, 
/*15519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15533*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*15535*/   /*Scope*/ 41, /*->15577*/
/*15536*/     OPC_RecordChild0, // #0 = $a
/*15537*/     OPC_MoveChild, 0,
/*15539*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15541*/     OPC_MoveParent,
/*15542*/     OPC_MoveChild, 1,
/*15544*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15547*/     OPC_RecordChild0, // #1 = $b
/*15548*/     OPC_MoveChild, 1,
/*15550*/     OPC_CheckInteger, 16, 
/*15552*/     OPC_CheckType, MVT::i32,
/*15554*/     OPC_MoveParent,
/*15555*/     OPC_MoveParent,
/*15556*/     OPC_CheckType, MVT::i32,
/*15558*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15560*/     OPC_EmitInteger, MVT::i32, 14, 
/*15563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15577*/   /*Scope*/ 107, /*->15685*/
/*15578*/     OPC_MoveChild, 0,
/*15580*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->15620
/*15584*/       OPC_RecordChild0, // #0 = $a
/*15585*/       OPC_MoveChild, 1,
/*15587*/       OPC_CheckInteger, 16, 
/*15589*/       OPC_CheckType, MVT::i32,
/*15591*/       OPC_MoveParent,
/*15592*/       OPC_MoveParent,
/*15593*/       OPC_RecordChild1, // #1 = $b
/*15594*/       OPC_MoveChild, 1,
/*15596*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15598*/       OPC_MoveParent,
/*15599*/       OPC_CheckType, MVT::i32,
/*15601*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15603*/       OPC_EmitInteger, MVT::i32, 14, 
/*15606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15684
/*15623*/       OPC_RecordChild0, // #0 = $Rn
/*15624*/       OPC_MoveChild, 1,
/*15626*/       OPC_CheckValueType, MVT::i16,
/*15628*/       OPC_MoveParent,
/*15629*/       OPC_MoveParent,
/*15630*/       OPC_MoveChild, 1,
/*15632*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15635*/       OPC_RecordChild0, // #1 = $Rm
/*15636*/       OPC_MoveChild, 1,
/*15638*/       OPC_CheckValueType, MVT::i16,
/*15640*/       OPC_MoveParent,
/*15641*/       OPC_MoveParent,
/*15642*/       OPC_Scope, 19, /*->15663*/ // 2 children in Scope
/*15644*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15646*/         OPC_EmitInteger, MVT::i32, 14, 
/*15649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15663*/       /*Scope*/ 19, /*->15683*/
/*15664*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15666*/         OPC_EmitInteger, MVT::i32, 14, 
/*15669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15683*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*15685*/   /*Scope*/ 10|128,2/*266*/, /*->15953*/
/*15687*/     OPC_RecordChild0, // #0 = $a
/*15688*/     OPC_Scope, 32, /*->15722*/ // 3 children in Scope
/*15690*/       OPC_MoveChild, 0,
/*15692*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15694*/       OPC_MoveParent,
/*15695*/       OPC_RecordChild1, // #1 = $b
/*15696*/       OPC_MoveChild, 1,
/*15698*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*15700*/       OPC_MoveParent,
/*15701*/       OPC_CheckType, MVT::i32,
/*15703*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15705*/       OPC_EmitInteger, MVT::i32, 14, 
/*15708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15722*/     /*Scope*/ 97, /*->15820*/
/*15723*/       OPC_RecordChild1, // #1 = $Rm
/*15724*/       OPC_CheckType, MVT::i32,
/*15726*/       OPC_Scope, 23, /*->15751*/ // 4 children in Scope
/*15728*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15730*/         OPC_EmitInteger, MVT::i32, 14, 
/*15733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15751*/       /*Scope*/ 23, /*->15775*/
/*15752*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15775*/       /*Scope*/ 23, /*->15799*/
/*15776*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*15778*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*15781*/         OPC_EmitInteger, MVT::i32, 14, 
/*15784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*15799*/       /*Scope*/ 19, /*->15819*/
/*15800*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15802*/         OPC_EmitInteger, MVT::i32, 14, 
/*15805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15819*/       0, /*End of Scope*/
/*15820*/     /*Scope*/ 2|128,1/*130*/, /*->15952*/
/*15822*/       OPC_MoveChild, 1,
/*15824*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15827*/       OPC_RecordChild0, // #1 = $Vm
/*15828*/       OPC_Scope, 60, /*->15890*/ // 2 children in Scope
/*15830*/         OPC_CheckChild0Type, MVT::v4i16,
/*15832*/         OPC_RecordChild1, // #2 = $lane
/*15833*/         OPC_MoveChild, 1,
/*15835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15838*/         OPC_MoveParent,
/*15839*/         OPC_MoveParent,
/*15840*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->15865
/*15843*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15845*/           OPC_EmitConvertToTarget, 2,
/*15847*/           OPC_EmitInteger, MVT::i32, 14, 
/*15850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->15889
/*15867*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15869*/           OPC_EmitConvertToTarget, 2,
/*15871*/           OPC_EmitInteger, MVT::i32, 14, 
/*15874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*15890*/       /*Scope*/ 60, /*->15951*/
/*15891*/         OPC_CheckChild0Type, MVT::v2i32,
/*15893*/         OPC_RecordChild1, // #2 = $lane
/*15894*/         OPC_MoveChild, 1,
/*15896*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15899*/         OPC_MoveParent,
/*15900*/         OPC_MoveParent,
/*15901*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->15926
/*15904*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15906*/           OPC_EmitConvertToTarget, 2,
/*15908*/           OPC_EmitInteger, MVT::i32, 14, 
/*15911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15914*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->15950
/*15928*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15930*/           OPC_EmitConvertToTarget, 2,
/*15932*/           OPC_EmitInteger, MVT::i32, 14, 
/*15935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*15951*/       0, /*End of Scope*/
/*15952*/     0, /*End of Scope*/
/*15953*/   /*Scope*/ 4|128,1/*132*/, /*->16087*/
/*15955*/     OPC_MoveChild, 0,
/*15957*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15960*/     OPC_RecordChild0, // #0 = $Vm
/*15961*/     OPC_Scope, 61, /*->16024*/ // 2 children in Scope
/*15963*/       OPC_CheckChild0Type, MVT::v4i16,
/*15965*/       OPC_RecordChild1, // #1 = $lane
/*15966*/       OPC_MoveChild, 1,
/*15968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15971*/       OPC_MoveParent,
/*15972*/       OPC_MoveParent,
/*15973*/       OPC_RecordChild1, // #2 = $Vn
/*15974*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->15999
/*15977*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*15979*/         OPC_EmitConvertToTarget, 1,
/*15981*/         OPC_EmitInteger, MVT::i32, 14, 
/*15984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->16023
/*16001*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16003*/         OPC_EmitConvertToTarget, 1,
/*16005*/         OPC_EmitInteger, MVT::i32, 14, 
/*16008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*16024*/     /*Scope*/ 61, /*->16086*/
/*16025*/       OPC_CheckChild0Type, MVT::v2i32,
/*16027*/       OPC_RecordChild1, // #1 = $lane
/*16028*/       OPC_MoveChild, 1,
/*16030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16033*/       OPC_MoveParent,
/*16034*/       OPC_MoveParent,
/*16035*/       OPC_RecordChild1, // #2 = $Vn
/*16036*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->16061
/*16039*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16041*/         OPC_EmitConvertToTarget, 1,
/*16043*/         OPC_EmitInteger, MVT::i32, 14, 
/*16046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->16085
/*16063*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16065*/         OPC_EmitConvertToTarget, 1,
/*16067*/         OPC_EmitInteger, MVT::i32, 14, 
/*16070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*16086*/     0, /*End of Scope*/
/*16087*/   /*Scope*/ 109, /*->16197*/
/*16088*/     OPC_RecordChild0, // #0 = $src1
/*16089*/     OPC_MoveChild, 1,
/*16091*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16094*/     OPC_RecordChild0, // #1 = $src2
/*16095*/     OPC_Scope, 49, /*->16146*/ // 2 children in Scope
/*16097*/       OPC_CheckChild0Type, MVT::v8i16,
/*16099*/       OPC_RecordChild1, // #2 = $lane
/*16100*/       OPC_MoveChild, 1,
/*16102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16105*/       OPC_MoveParent,
/*16106*/       OPC_MoveParent,
/*16107*/       OPC_CheckType, MVT::v8i16,
/*16109*/       OPC_EmitConvertToTarget, 2,
/*16111*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*16114*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*16123*/       OPC_EmitConvertToTarget, 2,
/*16125*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*16128*/       OPC_EmitInteger, MVT::i32, 14, 
/*16131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16146*/     /*Scope*/ 49, /*->16196*/
/*16147*/       OPC_CheckChild0Type, MVT::v4i32,
/*16149*/       OPC_RecordChild1, // #2 = $lane
/*16150*/       OPC_MoveChild, 1,
/*16152*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16155*/       OPC_MoveParent,
/*16156*/       OPC_MoveParent,
/*16157*/       OPC_CheckType, MVT::v4i32,
/*16159*/       OPC_EmitConvertToTarget, 2,
/*16161*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*16164*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*16173*/       OPC_EmitConvertToTarget, 2,
/*16175*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*16178*/       OPC_EmitInteger, MVT::i32, 14, 
/*16181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16196*/     0, /*End of Scope*/
/*16197*/   /*Scope*/ 110, /*->16308*/
/*16198*/     OPC_MoveChild, 0,
/*16200*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16203*/     OPC_RecordChild0, // #0 = $src2
/*16204*/     OPC_Scope, 50, /*->16256*/ // 2 children in Scope
/*16206*/       OPC_CheckChild0Type, MVT::v8i16,
/*16208*/       OPC_RecordChild1, // #1 = $lane
/*16209*/       OPC_MoveChild, 1,
/*16211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16214*/       OPC_MoveParent,
/*16215*/       OPC_MoveParent,
/*16216*/       OPC_RecordChild1, // #2 = $src1
/*16217*/       OPC_CheckType, MVT::v8i16,
/*16219*/       OPC_EmitConvertToTarget, 1,
/*16221*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*16224*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*16233*/       OPC_EmitConvertToTarget, 1,
/*16235*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*16238*/       OPC_EmitInteger, MVT::i32, 14, 
/*16241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16256*/     /*Scope*/ 50, /*->16307*/
/*16257*/       OPC_CheckChild0Type, MVT::v4i32,
/*16259*/       OPC_RecordChild1, // #1 = $lane
/*16260*/       OPC_MoveChild, 1,
/*16262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16265*/       OPC_MoveParent,
/*16266*/       OPC_MoveParent,
/*16267*/       OPC_RecordChild1, // #2 = $src1
/*16268*/       OPC_CheckType, MVT::v4i32,
/*16270*/       OPC_EmitConvertToTarget, 1,
/*16272*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*16275*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*16284*/       OPC_EmitConvertToTarget, 1,
/*16286*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*16289*/       OPC_EmitInteger, MVT::i32, 14, 
/*16292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16307*/     0, /*End of Scope*/
/*16308*/   /*Scope*/ 2|128,1/*130*/, /*->16440*/
/*16310*/     OPC_RecordChild0, // #0 = $Vn
/*16311*/     OPC_RecordChild1, // #1 = $Vm
/*16312*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->16334
/*16315*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16317*/       OPC_EmitInteger, MVT::i32, 14, 
/*16320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->16355
/*16336*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16338*/       OPC_EmitInteger, MVT::i32, 14, 
/*16341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->16376
/*16357*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16359*/       OPC_EmitInteger, MVT::i32, 14, 
/*16362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->16397
/*16378*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16380*/       OPC_EmitInteger, MVT::i32, 14, 
/*16383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->16418
/*16399*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16401*/       OPC_EmitInteger, MVT::i32, 14, 
/*16404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->16439
/*16420*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*16422*/       OPC_EmitInteger, MVT::i32, 14, 
/*16425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*16440*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,18/*2418*/,  TARGET_VAL(ISD::AND),// ->18863
/*16445*/   OPC_Scope, 69, /*->16516*/ // 30 children in Scope
/*16447*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16452*/     OPC_MoveChild, 0,
/*16454*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16457*/     OPC_RecordChild0, // #0 = $Src
/*16458*/     OPC_MoveChild, 1,
/*16460*/     OPC_CheckInteger, 8, 
/*16462*/     OPC_CheckType, MVT::i32,
/*16464*/     OPC_MoveParent,
/*16465*/     OPC_MoveParent,
/*16466*/     OPC_CheckType, MVT::i32,
/*16468*/     OPC_Scope, 22, /*->16492*/ // 2 children in Scope
/*16470*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16472*/       OPC_EmitInteger, MVT::i32, 1, 
/*16475*/       OPC_EmitInteger, MVT::i32, 14, 
/*16478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16492*/     /*Scope*/ 22, /*->16515*/
/*16493*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16495*/       OPC_EmitInteger, MVT::i32, 1, 
/*16498*/       OPC_EmitInteger, MVT::i32, 14, 
/*16501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16515*/     0, /*End of Scope*/
/*16516*/   /*Scope*/ 47, /*->16564*/
/*16517*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16520*/     OPC_MoveChild, 0,
/*16522*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16525*/     OPC_RecordChild0, // #0 = $Rm
/*16526*/     OPC_RecordChild1, // #1 = $rot
/*16527*/     OPC_MoveChild, 1,
/*16529*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16532*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16534*/     OPC_CheckType, MVT::i32,
/*16536*/     OPC_MoveParent,
/*16537*/     OPC_MoveParent,
/*16538*/     OPC_CheckType, MVT::i32,
/*16540*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16542*/     OPC_EmitConvertToTarget, 1,
/*16544*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16547*/     OPC_EmitInteger, MVT::i32, 14, 
/*16550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16564*/   /*Scope*/ 48, /*->16613*/
/*16565*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16569*/     OPC_MoveChild, 0,
/*16571*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16574*/     OPC_RecordChild0, // #0 = $Rm
/*16575*/     OPC_RecordChild1, // #1 = $rot
/*16576*/     OPC_MoveChild, 1,
/*16578*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16581*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16583*/     OPC_CheckType, MVT::i32,
/*16585*/     OPC_MoveParent,
/*16586*/     OPC_MoveParent,
/*16587*/     OPC_CheckType, MVT::i32,
/*16589*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16591*/     OPC_EmitConvertToTarget, 1,
/*16593*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16596*/     OPC_EmitInteger, MVT::i32, 14, 
/*16599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16602*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16613*/   /*Scope*/ 49, /*->16663*/
/*16614*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16619*/     OPC_MoveChild, 0,
/*16621*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16624*/     OPC_RecordChild0, // #0 = $Rm
/*16625*/     OPC_RecordChild1, // #1 = $rot
/*16626*/     OPC_MoveChild, 1,
/*16628*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16631*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16633*/     OPC_CheckType, MVT::i32,
/*16635*/     OPC_MoveParent,
/*16636*/     OPC_MoveParent,
/*16637*/     OPC_CheckType, MVT::i32,
/*16639*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16641*/     OPC_EmitConvertToTarget, 1,
/*16643*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16646*/     OPC_EmitInteger, MVT::i32, 14, 
/*16649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16663*/   /*Scope*/ 47, /*->16711*/
/*16664*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16667*/     OPC_MoveChild, 0,
/*16669*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16672*/     OPC_RecordChild0, // #0 = $Rm
/*16673*/     OPC_RecordChild1, // #1 = $rot
/*16674*/     OPC_MoveChild, 1,
/*16676*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16679*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16681*/     OPC_CheckType, MVT::i32,
/*16683*/     OPC_MoveParent,
/*16684*/     OPC_MoveParent,
/*16685*/     OPC_CheckType, MVT::i32,
/*16687*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16689*/     OPC_EmitConvertToTarget, 1,
/*16691*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16694*/     OPC_EmitInteger, MVT::i32, 14, 
/*16697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16711*/   /*Scope*/ 48, /*->16760*/
/*16712*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16716*/     OPC_MoveChild, 0,
/*16718*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16721*/     OPC_RecordChild0, // #0 = $Rm
/*16722*/     OPC_RecordChild1, // #1 = $rot
/*16723*/     OPC_MoveChild, 1,
/*16725*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16728*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16730*/     OPC_CheckType, MVT::i32,
/*16732*/     OPC_MoveParent,
/*16733*/     OPC_MoveParent,
/*16734*/     OPC_CheckType, MVT::i32,
/*16736*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16738*/     OPC_EmitConvertToTarget, 1,
/*16740*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16743*/     OPC_EmitInteger, MVT::i32, 14, 
/*16746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16760*/   /*Scope*/ 49, /*->16810*/
/*16761*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16766*/     OPC_MoveChild, 0,
/*16768*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16771*/     OPC_RecordChild0, // #0 = $Rm
/*16772*/     OPC_RecordChild1, // #1 = $rot
/*16773*/     OPC_MoveChild, 1,
/*16775*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16778*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16780*/     OPC_CheckType, MVT::i32,
/*16782*/     OPC_MoveParent,
/*16783*/     OPC_MoveParent,
/*16784*/     OPC_CheckType, MVT::i32,
/*16786*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16788*/     OPC_EmitConvertToTarget, 1,
/*16790*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16793*/     OPC_EmitInteger, MVT::i32, 14, 
/*16796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16810*/   /*Scope*/ 28, /*->16839*/
/*16811*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16814*/     OPC_RecordChild0, // #0 = $Src
/*16815*/     OPC_CheckType, MVT::i32,
/*16817*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16819*/     OPC_EmitInteger, MVT::i32, 0, 
/*16822*/     OPC_EmitInteger, MVT::i32, 14, 
/*16825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*16839*/   /*Scope*/ 29, /*->16869*/
/*16840*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16844*/     OPC_RecordChild0, // #0 = $Src
/*16845*/     OPC_CheckType, MVT::i32,
/*16847*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16849*/     OPC_EmitInteger, MVT::i32, 0, 
/*16852*/     OPC_EmitInteger, MVT::i32, 14, 
/*16855*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16858*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*16869*/   /*Scope*/ 30, /*->16900*/
/*16870*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16875*/     OPC_RecordChild0, // #0 = $Src
/*16876*/     OPC_CheckType, MVT::i32,
/*16878*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16880*/     OPC_EmitInteger, MVT::i32, 0, 
/*16883*/     OPC_EmitInteger, MVT::i32, 14, 
/*16886*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16889*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16900*/   /*Scope*/ 28, /*->16929*/
/*16901*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*16904*/     OPC_RecordChild0, // #0 = $Rm
/*16905*/     OPC_CheckType, MVT::i32,
/*16907*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16909*/     OPC_EmitInteger, MVT::i32, 0, 
/*16912*/     OPC_EmitInteger, MVT::i32, 14, 
/*16915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16929*/   /*Scope*/ 29, /*->16959*/
/*16930*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16934*/     OPC_RecordChild0, // #0 = $Rm
/*16935*/     OPC_CheckType, MVT::i32,
/*16937*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16939*/     OPC_EmitInteger, MVT::i32, 0, 
/*16942*/     OPC_EmitInteger, MVT::i32, 14, 
/*16945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16959*/   /*Scope*/ 30, /*->16990*/
/*16960*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16965*/     OPC_RecordChild0, // #0 = $Rm
/*16966*/     OPC_CheckType, MVT::i32,
/*16968*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16970*/     OPC_EmitInteger, MVT::i32, 0, 
/*16973*/     OPC_EmitInteger, MVT::i32, 14, 
/*16976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16990*/   /*Scope*/ 52, /*->17043*/
/*16991*/     OPC_RecordChild0, // #0 = $Rn
/*16992*/     OPC_MoveChild, 1,
/*16994*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16997*/     OPC_RecordChild0, // #1 = $shift
/*16998*/     OPC_MoveChild, 1,
/*17000*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17011*/     OPC_MoveParent,
/*17012*/     OPC_MoveParent,
/*17013*/     OPC_CheckType, MVT::i32,
/*17015*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17017*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17020*/     OPC_EmitInteger, MVT::i32, 14, 
/*17023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17026*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17043*/   /*Scope*/ 52, /*->17096*/
/*17044*/     OPC_MoveChild, 0,
/*17046*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17049*/     OPC_RecordChild0, // #0 = $shift
/*17050*/     OPC_MoveChild, 1,
/*17052*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17063*/     OPC_MoveParent,
/*17064*/     OPC_MoveParent,
/*17065*/     OPC_RecordChild1, // #1 = $Rn
/*17066*/     OPC_CheckType, MVT::i32,
/*17068*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17070*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17073*/     OPC_EmitInteger, MVT::i32, 14, 
/*17076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17079*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17096*/   /*Scope*/ 82, /*->17179*/
/*17097*/     OPC_RecordChild0, // #0 = $Rn
/*17098*/     OPC_MoveChild, 1,
/*17100*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17103*/     OPC_RecordChild0, // #1 = $shift
/*17104*/     OPC_MoveChild, 1,
/*17106*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17117*/     OPC_MoveParent,
/*17118*/     OPC_MoveParent,
/*17119*/     OPC_CheckType, MVT::i32,
/*17121*/     OPC_Scope, 27, /*->17150*/ // 2 children in Scope
/*17123*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17125*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17128*/       OPC_EmitInteger, MVT::i32, 14, 
/*17131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17150*/     /*Scope*/ 27, /*->17178*/
/*17151*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17153*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17156*/       OPC_EmitInteger, MVT::i32, 14, 
/*17159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17178*/     0, /*End of Scope*/
/*17179*/   /*Scope*/ 82, /*->17262*/
/*17180*/     OPC_MoveChild, 0,
/*17182*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17185*/     OPC_RecordChild0, // #0 = $shift
/*17186*/     OPC_MoveChild, 1,
/*17188*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17199*/     OPC_MoveParent,
/*17200*/     OPC_MoveParent,
/*17201*/     OPC_RecordChild1, // #1 = $Rn
/*17202*/     OPC_CheckType, MVT::i32,
/*17204*/     OPC_Scope, 27, /*->17233*/ // 2 children in Scope
/*17206*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17208*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17211*/       OPC_EmitInteger, MVT::i32, 14, 
/*17214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17233*/     /*Scope*/ 27, /*->17261*/
/*17234*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17236*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17239*/       OPC_EmitInteger, MVT::i32, 14, 
/*17242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17261*/     0, /*End of Scope*/
/*17262*/   /*Scope*/ 102|128,1/*230*/, /*->17494*/
/*17264*/     OPC_RecordChild0, // #0 = $Rn
/*17265*/     OPC_Scope, 31, /*->17298*/ // 4 children in Scope
/*17267*/       OPC_RecordChild1, // #1 = $shift
/*17268*/       OPC_CheckType, MVT::i32,
/*17270*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17272*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17275*/       OPC_EmitInteger, MVT::i32, 14, 
/*17278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17298*/     /*Scope*/ 105, /*->17404*/
/*17299*/       OPC_MoveChild, 1,
/*17301*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17304*/       OPC_RecordChild0, // #1 = $imm
/*17305*/       OPC_MoveChild, 0,
/*17307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17310*/       OPC_Scope, 45, /*->17357*/ // 2 children in Scope
/*17312*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*17314*/         OPC_MoveParent,
/*17315*/         OPC_MoveChild, 1,
/*17317*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17328*/         OPC_MoveParent,
/*17329*/         OPC_MoveParent,
/*17330*/         OPC_CheckType, MVT::i32,
/*17332*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17334*/         OPC_EmitConvertToTarget, 1,
/*17336*/         OPC_EmitInteger, MVT::i32, 14, 
/*17339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17357*/       /*Scope*/ 45, /*->17403*/
/*17358*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17360*/         OPC_MoveParent,
/*17361*/         OPC_MoveChild, 1,
/*17363*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17374*/         OPC_MoveParent,
/*17375*/         OPC_MoveParent,
/*17376*/         OPC_CheckType, MVT::i32,
/*17378*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17380*/         OPC_EmitConvertToTarget, 1,
/*17382*/         OPC_EmitInteger, MVT::i32, 14, 
/*17385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17403*/       0, /*End of Scope*/
/*17404*/     /*Scope*/ 31, /*->17436*/
/*17405*/       OPC_RecordChild1, // #1 = $Rn
/*17406*/       OPC_CheckType, MVT::i32,
/*17408*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17410*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17413*/       OPC_EmitInteger, MVT::i32, 14, 
/*17416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17436*/     /*Scope*/ 56, /*->17493*/
/*17437*/       OPC_MoveChild, 1,
/*17439*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17442*/       OPC_MoveChild, 0,
/*17444*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17455*/       OPC_MoveParent,
/*17456*/       OPC_RecordChild1, // #1 = $imm
/*17457*/       OPC_MoveChild, 1,
/*17459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17462*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17464*/       OPC_MoveParent,
/*17465*/       OPC_MoveParent,
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17470*/       OPC_EmitConvertToTarget, 1,
/*17472*/       OPC_EmitInteger, MVT::i32, 14, 
/*17475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17493*/     0, /*End of Scope*/
/*17494*/   /*Scope*/ 113, /*->17608*/
/*17495*/     OPC_MoveChild, 0,
/*17497*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17500*/     OPC_Scope, 52, /*->17554*/ // 2 children in Scope
/*17502*/       OPC_RecordChild0, // #0 = $imm
/*17503*/       OPC_MoveChild, 0,
/*17505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17508*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17510*/       OPC_MoveParent,
/*17511*/       OPC_MoveChild, 1,
/*17513*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17524*/       OPC_MoveParent,
/*17525*/       OPC_MoveParent,
/*17526*/       OPC_RecordChild1, // #1 = $Rn
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17531*/       OPC_EmitConvertToTarget, 0,
/*17533*/       OPC_EmitInteger, MVT::i32, 14, 
/*17536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17554*/     /*Scope*/ 52, /*->17607*/
/*17555*/       OPC_MoveChild, 0,
/*17557*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17568*/       OPC_MoveParent,
/*17569*/       OPC_RecordChild1, // #0 = $imm
/*17570*/       OPC_MoveChild, 1,
/*17572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17575*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*17577*/       OPC_MoveParent,
/*17578*/       OPC_MoveParent,
/*17579*/       OPC_RecordChild1, // #1 = $Rn
/*17580*/       OPC_CheckType, MVT::i32,
/*17582*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17584*/       OPC_EmitConvertToTarget, 0,
/*17586*/       OPC_EmitInteger, MVT::i32, 14, 
/*17589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17607*/     0, /*End of Scope*/
/*17608*/   /*Scope*/ 57, /*->17666*/
/*17609*/     OPC_RecordChild0, // #0 = $Rn
/*17610*/     OPC_MoveChild, 1,
/*17612*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17615*/     OPC_MoveChild, 0,
/*17617*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17628*/     OPC_MoveParent,
/*17629*/     OPC_RecordChild1, // #1 = $imm
/*17630*/     OPC_MoveChild, 1,
/*17632*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17635*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17637*/     OPC_MoveParent,
/*17638*/     OPC_MoveParent,
/*17639*/     OPC_CheckType, MVT::i32,
/*17641*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17643*/     OPC_EmitConvertToTarget, 1,
/*17645*/     OPC_EmitInteger, MVT::i32, 14, 
/*17648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17666*/   /*Scope*/ 113, /*->17780*/
/*17667*/     OPC_MoveChild, 0,
/*17669*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17672*/     OPC_Scope, 52, /*->17726*/ // 2 children in Scope
/*17674*/       OPC_RecordChild0, // #0 = $imm
/*17675*/       OPC_MoveChild, 0,
/*17677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17680*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17682*/       OPC_MoveParent,
/*17683*/       OPC_MoveChild, 1,
/*17685*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17696*/       OPC_MoveParent,
/*17697*/       OPC_MoveParent,
/*17698*/       OPC_RecordChild1, // #1 = $Rn
/*17699*/       OPC_CheckType, MVT::i32,
/*17701*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17703*/       OPC_EmitConvertToTarget, 0,
/*17705*/       OPC_EmitInteger, MVT::i32, 14, 
/*17708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17726*/     /*Scope*/ 52, /*->17779*/
/*17727*/       OPC_MoveChild, 0,
/*17729*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17740*/       OPC_MoveParent,
/*17741*/       OPC_RecordChild1, // #0 = $imm
/*17742*/       OPC_MoveChild, 1,
/*17744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17747*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*17749*/       OPC_MoveParent,
/*17750*/       OPC_MoveParent,
/*17751*/       OPC_RecordChild1, // #1 = $Rn
/*17752*/       OPC_CheckType, MVT::i32,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_EmitConvertToTarget, 0,
/*17758*/       OPC_EmitInteger, MVT::i32, 14, 
/*17761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17779*/     0, /*End of Scope*/
/*17780*/   /*Scope*/ 91|128,1/*219*/, /*->18001*/
/*17782*/     OPC_RecordChild0, // #0 = $Rn
/*17783*/     OPC_Scope, 117, /*->17902*/ // 2 children in Scope
/*17785*/       OPC_RecordChild1, // #1 = $shift
/*17786*/       OPC_CheckType, MVT::i32,
/*17788*/       OPC_Scope, 27, /*->17817*/ // 4 children in Scope
/*17790*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17792*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17795*/         OPC_EmitInteger, MVT::i32, 14, 
/*17798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17817*/       /*Scope*/ 27, /*->17845*/
/*17818*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17820*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17823*/         OPC_EmitInteger, MVT::i32, 14, 
/*17826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17845*/       /*Scope*/ 27, /*->17873*/
/*17846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17848*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17851*/         OPC_EmitInteger, MVT::i32, 14, 
/*17854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17873*/       /*Scope*/ 27, /*->17901*/
/*17874*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17876*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17879*/         OPC_EmitInteger, MVT::i32, 14, 
/*17882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17901*/       0, /*End of Scope*/
/*17902*/     /*Scope*/ 97, /*->18000*/
/*17903*/       OPC_MoveChild, 1,
/*17905*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17908*/       OPC_RecordChild0, // #1 = $Rm
/*17909*/       OPC_MoveChild, 1,
/*17911*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17922*/       OPC_MoveParent,
/*17923*/       OPC_MoveParent,
/*17924*/       OPC_CheckType, MVT::i32,
/*17926*/       OPC_Scope, 23, /*->17951*/ // 3 children in Scope
/*17928*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17930*/         OPC_EmitInteger, MVT::i32, 14, 
/*17933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17951*/       /*Scope*/ 23, /*->17975*/
/*17952*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17954*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17957*/         OPC_EmitInteger, MVT::i32, 14, 
/*17960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17975*/       /*Scope*/ 23, /*->17999*/
/*17976*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17978*/         OPC_EmitInteger, MVT::i32, 14, 
/*17981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17999*/       0, /*End of Scope*/
/*18000*/     0, /*End of Scope*/
/*18001*/   /*Scope*/ 98, /*->18100*/
/*18002*/     OPC_MoveChild, 0,
/*18004*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18007*/     OPC_RecordChild0, // #0 = $Rm
/*18008*/     OPC_MoveChild, 1,
/*18010*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18021*/     OPC_MoveParent,
/*18022*/     OPC_MoveParent,
/*18023*/     OPC_RecordChild1, // #1 = $Rn
/*18024*/     OPC_CheckType, MVT::i32,
/*18026*/     OPC_Scope, 23, /*->18051*/ // 3 children in Scope
/*18028*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18030*/       OPC_EmitInteger, MVT::i32, 14, 
/*18033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18051*/     /*Scope*/ 23, /*->18075*/
/*18052*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18054*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18057*/       OPC_EmitInteger, MVT::i32, 14, 
/*18060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18075*/     /*Scope*/ 23, /*->18099*/
/*18076*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18078*/       OPC_EmitInteger, MVT::i32, 14, 
/*18081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18099*/     0, /*End of Scope*/
/*18100*/   /*Scope*/ 24, /*->18125*/
/*18101*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18104*/     OPC_RecordChild0, // #0 = $Rm
/*18105*/     OPC_CheckType, MVT::i32,
/*18107*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18109*/     OPC_EmitInteger, MVT::i32, 14, 
/*18112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18125*/   /*Scope*/ 25, /*->18151*/
/*18126*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18130*/     OPC_RecordChild0, // #0 = $Rm
/*18131*/     OPC_CheckType, MVT::i32,
/*18133*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18135*/     OPC_EmitInteger, MVT::i32, 14, 
/*18138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18151*/   /*Scope*/ 22|128,3/*406*/, /*->18559*/
/*18153*/     OPC_RecordChild0, // #0 = $src
/*18154*/     OPC_Scope, 17|128,2/*273*/, /*->18430*/ // 2 children in Scope
/*18157*/       OPC_RecordChild1, // #1 = $imm
/*18158*/       OPC_Scope, 63|128,1/*191*/, /*->18352*/ // 2 children in Scope
/*18161*/         OPC_MoveChild, 1,
/*18163*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18166*/         OPC_Scope, 33, /*->18201*/ // 6 children in Scope
/*18168*/           OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*18170*/           OPC_MoveParent,
/*18171*/           OPC_CheckType, MVT::i32,
/*18173*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18175*/           OPC_EmitConvertToTarget, 1,
/*18177*/           OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*18180*/           OPC_EmitInteger, MVT::i32, 14, 
/*18183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                    // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18201*/         /*Scope*/ 30, /*->18232*/
/*18202*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*18204*/           OPC_MoveParent,
/*18205*/           OPC_CheckType, MVT::i32,
/*18207*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18209*/           OPC_EmitConvertToTarget, 1,
/*18211*/           OPC_EmitInteger, MVT::i32, 14, 
/*18214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18232*/         /*Scope*/ 26, /*->18259*/
/*18233*/           OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*18235*/           OPC_MoveParent,
/*18236*/           OPC_CheckType, MVT::i32,
/*18238*/           OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*18240*/           OPC_EmitConvertToTarget, 1,
/*18242*/           OPC_EmitInteger, MVT::i32, 14, 
/*18245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18259*/         /*Scope*/ 33, /*->18293*/
/*18260*/           OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*18262*/           OPC_MoveParent,
/*18263*/           OPC_CheckType, MVT::i32,
/*18265*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18267*/           OPC_EmitConvertToTarget, 1,
/*18269*/           OPC_EmitNodeXForm, 10, 2, // so_imm_not_XFORM
/*18272*/           OPC_EmitInteger, MVT::i32, 14, 
/*18275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*18293*/         /*Scope*/ 30, /*->18324*/
/*18294*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*18296*/           OPC_MoveParent,
/*18297*/           OPC_CheckType, MVT::i32,
/*18299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18301*/           OPC_EmitConvertToTarget, 1,
/*18303*/           OPC_EmitInteger, MVT::i32, 14, 
/*18306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18324*/         /*Scope*/ 26, /*->18351*/
/*18325*/           OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*18327*/           OPC_MoveParent,
/*18328*/           OPC_CheckType, MVT::i32,
/*18330*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18332*/           OPC_EmitConvertToTarget, 1,
/*18334*/           OPC_EmitInteger, MVT::i32, 14, 
/*18337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18351*/         0, /*End of Scope*/
/*18352*/       /*Scope*/ 76, /*->18429*/
/*18353*/         OPC_CheckType, MVT::i32,
/*18355*/         OPC_Scope, 23, /*->18380*/ // 3 children in Scope
/*18357*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18359*/           OPC_EmitInteger, MVT::i32, 14, 
/*18362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18380*/         /*Scope*/ 23, /*->18404*/
/*18381*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18383*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18386*/           OPC_EmitInteger, MVT::i32, 14, 
/*18389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18404*/         /*Scope*/ 23, /*->18428*/
/*18405*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18407*/           OPC_EmitInteger, MVT::i32, 14, 
/*18410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18428*/         0, /*End of Scope*/
/*18429*/       0, /*End of Scope*/
/*18430*/     /*Scope*/ 127, /*->18558*/
/*18431*/       OPC_MoveChild, 1,
/*18433*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18436*/       OPC_Scope, 73, /*->18511*/ // 2 children in Scope
/*18438*/         OPC_RecordChild0, // #1 = $Vm
/*18439*/         OPC_MoveChild, 1,
/*18441*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18444*/         OPC_MoveChild, 0,
/*18446*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18449*/         OPC_MoveChild, 0,
/*18451*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18454*/         OPC_MoveParent,
/*18455*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18457*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->18484
/*18460*/           OPC_MoveParent,
/*18461*/           OPC_MoveParent,
/*18462*/           OPC_MoveParent,
/*18463*/           OPC_CheckType, MVT::v2i32,
/*18465*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18467*/           OPC_EmitInteger, MVT::i32, 14, 
/*18470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->18510
/*18486*/           OPC_MoveParent,
/*18487*/           OPC_MoveParent,
/*18488*/           OPC_MoveParent,
/*18489*/           OPC_CheckType, MVT::v4i32,
/*18491*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18493*/           OPC_EmitInteger, MVT::i32, 14, 
/*18496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*18511*/       /*Scope*/ 45, /*->18557*/
/*18512*/         OPC_MoveChild, 0,
/*18514*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18517*/         OPC_MoveChild, 0,
/*18519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18522*/         OPC_MoveChild, 0,
/*18524*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18527*/         OPC_MoveParent,
/*18528*/         OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18530*/         OPC_CheckType, MVT::v8i8,
/*18532*/         OPC_MoveParent,
/*18533*/         OPC_MoveParent,
/*18534*/         OPC_RecordChild1, // #1 = $Vm
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_CheckType, MVT::v2i32,
/*18538*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18540*/         OPC_EmitInteger, MVT::i32, 14, 
/*18543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18546*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18557*/       0, /*End of Scope*/
/*18558*/     0, /*End of Scope*/
/*18559*/   /*Scope*/ 101, /*->18661*/
/*18560*/     OPC_MoveChild, 0,
/*18562*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18565*/     OPC_Scope, 46, /*->18613*/ // 2 children in Scope
/*18567*/       OPC_RecordChild0, // #0 = $Vm
/*18568*/       OPC_MoveChild, 1,
/*18570*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18573*/       OPC_MoveChild, 0,
/*18575*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18578*/       OPC_MoveChild, 0,
/*18580*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18583*/       OPC_MoveParent,
/*18584*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18586*/       OPC_CheckType, MVT::v8i8,
/*18588*/       OPC_MoveParent,
/*18589*/       OPC_MoveParent,
/*18590*/       OPC_MoveParent,
/*18591*/       OPC_RecordChild1, // #1 = $Vn
/*18592*/       OPC_CheckType, MVT::v2i32,
/*18594*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18596*/       OPC_EmitInteger, MVT::i32, 14, 
/*18599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18613*/     /*Scope*/ 46, /*->18660*/
/*18614*/       OPC_MoveChild, 0,
/*18616*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18619*/       OPC_MoveChild, 0,
/*18621*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18624*/       OPC_MoveChild, 0,
/*18626*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18629*/       OPC_MoveParent,
/*18630*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18632*/       OPC_CheckType, MVT::v8i8,
/*18634*/       OPC_MoveParent,
/*18635*/       OPC_MoveParent,
/*18636*/       OPC_RecordChild1, // #0 = $Vm
/*18637*/       OPC_MoveParent,
/*18638*/       OPC_RecordChild1, // #1 = $Vn
/*18639*/       OPC_CheckType, MVT::v2i32,
/*18641*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18643*/       OPC_EmitInteger, MVT::i32, 14, 
/*18646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18660*/     0, /*End of Scope*/
/*18661*/   /*Scope*/ 51, /*->18713*/
/*18662*/     OPC_RecordChild0, // #0 = $Vn
/*18663*/     OPC_MoveChild, 1,
/*18665*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18668*/     OPC_MoveChild, 0,
/*18670*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18673*/     OPC_MoveChild, 0,
/*18675*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18678*/     OPC_MoveChild, 0,
/*18680*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18683*/     OPC_MoveParent,
/*18684*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18686*/     OPC_CheckType, MVT::v16i8,
/*18688*/     OPC_MoveParent,
/*18689*/     OPC_MoveParent,
/*18690*/     OPC_RecordChild1, // #1 = $Vm
/*18691*/     OPC_MoveParent,
/*18692*/     OPC_CheckType, MVT::v4i32,
/*18694*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18696*/     OPC_EmitInteger, MVT::i32, 14, 
/*18699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18713*/   /*Scope*/ 101, /*->18815*/
/*18714*/     OPC_MoveChild, 0,
/*18716*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18719*/     OPC_Scope, 46, /*->18767*/ // 2 children in Scope
/*18721*/       OPC_RecordChild0, // #0 = $Vm
/*18722*/       OPC_MoveChild, 1,
/*18724*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18727*/       OPC_MoveChild, 0,
/*18729*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18732*/       OPC_MoveChild, 0,
/*18734*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18737*/       OPC_MoveParent,
/*18738*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18740*/       OPC_CheckType, MVT::v16i8,
/*18742*/       OPC_MoveParent,
/*18743*/       OPC_MoveParent,
/*18744*/       OPC_MoveParent,
/*18745*/       OPC_RecordChild1, // #1 = $Vn
/*18746*/       OPC_CheckType, MVT::v4i32,
/*18748*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18750*/       OPC_EmitInteger, MVT::i32, 14, 
/*18753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18767*/     /*Scope*/ 46, /*->18814*/
/*18768*/       OPC_MoveChild, 0,
/*18770*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18773*/       OPC_MoveChild, 0,
/*18775*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18778*/       OPC_MoveChild, 0,
/*18780*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18783*/       OPC_MoveParent,
/*18784*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*18786*/       OPC_CheckType, MVT::v16i8,
/*18788*/       OPC_MoveParent,
/*18789*/       OPC_MoveParent,
/*18790*/       OPC_RecordChild1, // #0 = $Vm
/*18791*/       OPC_MoveParent,
/*18792*/       OPC_RecordChild1, // #1 = $Vn
/*18793*/       OPC_CheckType, MVT::v4i32,
/*18795*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18797*/       OPC_EmitInteger, MVT::i32, 14, 
/*18800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18814*/     0, /*End of Scope*/
/*18815*/   /*Scope*/ 46, /*->18862*/
/*18816*/     OPC_RecordChild0, // #0 = $Vn
/*18817*/     OPC_RecordChild1, // #1 = $Vm
/*18818*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->18840
/*18821*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18823*/       OPC_EmitInteger, MVT::i32, 14, 
/*18826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18861
/*18842*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*18844*/       OPC_EmitInteger, MVT::i32, 14, 
/*18847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18862*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 112|128,5/*752*/,  TARGET_VAL(ISD::SRA),// ->19619
/*18867*/   OPC_Scope, 38|128,3/*422*/, /*->19292*/ // 5 children in Scope
/*18870*/     OPC_MoveChild, 0,
/*18872*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->19259
/*18877*/       OPC_Scope, 57, /*->18936*/ // 6 children in Scope
/*18879*/         OPC_RecordChild0, // #0 = $a
/*18880*/         OPC_MoveChild, 1,
/*18882*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18885*/         OPC_MoveChild, 0,
/*18887*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18890*/         OPC_RecordChild0, // #1 = $b
/*18891*/         OPC_MoveChild, 1,
/*18893*/         OPC_CheckInteger, 16, 
/*18895*/         OPC_CheckType, MVT::i32,
/*18897*/         OPC_MoveParent,
/*18898*/         OPC_MoveParent,
/*18899*/         OPC_MoveChild, 1,
/*18901*/         OPC_CheckInteger, 16, 
/*18903*/         OPC_CheckType, MVT::i32,
/*18905*/         OPC_MoveParent,
/*18906*/         OPC_MoveParent,
/*18907*/         OPC_MoveParent,
/*18908*/         OPC_MoveChild, 1,
/*18910*/         OPC_CheckInteger, 16, 
/*18912*/         OPC_CheckType, MVT::i32,
/*18914*/         OPC_MoveParent,
/*18915*/         OPC_CheckType, MVT::i32,
/*18917*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18919*/         OPC_EmitInteger, MVT::i32, 14, 
/*18922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*18936*/       /*Scope*/ 57, /*->18994*/
/*18937*/         OPC_MoveChild, 0,
/*18939*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18942*/         OPC_MoveChild, 0,
/*18944*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18947*/         OPC_RecordChild0, // #0 = $b
/*18948*/         OPC_MoveChild, 1,
/*18950*/         OPC_CheckInteger, 16, 
/*18952*/         OPC_CheckType, MVT::i32,
/*18954*/         OPC_MoveParent,
/*18955*/         OPC_MoveParent,
/*18956*/         OPC_MoveChild, 1,
/*18958*/         OPC_CheckInteger, 16, 
/*18960*/         OPC_CheckType, MVT::i32,
/*18962*/         OPC_MoveParent,
/*18963*/         OPC_MoveParent,
/*18964*/         OPC_RecordChild1, // #1 = $a
/*18965*/         OPC_MoveParent,
/*18966*/         OPC_MoveChild, 1,
/*18968*/         OPC_CheckInteger, 16, 
/*18970*/         OPC_CheckType, MVT::i32,
/*18972*/         OPC_MoveParent,
/*18973*/         OPC_CheckType, MVT::i32,
/*18975*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18977*/         OPC_EmitInteger, MVT::i32, 14, 
/*18980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*18994*/       /*Scope*/ 67, /*->19062*/
/*18995*/         OPC_RecordChild0, // #0 = $Rn
/*18996*/         OPC_MoveChild, 1,
/*18998*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*19001*/         OPC_RecordChild0, // #1 = $Rm
/*19002*/         OPC_MoveChild, 1,
/*19004*/         OPC_CheckInteger, 16, 
/*19006*/         OPC_CheckType, MVT::i32,
/*19008*/         OPC_MoveParent,
/*19009*/         OPC_MoveParent,
/*19010*/         OPC_MoveParent,
/*19011*/         OPC_MoveChild, 1,
/*19013*/         OPC_CheckInteger, 16, 
/*19015*/         OPC_CheckType, MVT::i32,
/*19017*/         OPC_MoveParent,
/*19018*/         OPC_CheckType, MVT::i32,
/*19020*/         OPC_Scope, 19, /*->19041*/ // 2 children in Scope
/*19022*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19024*/           OPC_EmitInteger, MVT::i32, 14, 
/*19027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19030*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19041*/         /*Scope*/ 19, /*->19061*/
/*19042*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19044*/           OPC_EmitInteger, MVT::i32, 14, 
/*19047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19061*/         0, /*End of Scope*/
/*19062*/       /*Scope*/ 67, /*->19130*/
/*19063*/         OPC_MoveChild, 0,
/*19065*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*19068*/         OPC_RecordChild0, // #0 = $Rm
/*19069*/         OPC_MoveChild, 1,
/*19071*/         OPC_CheckInteger, 16, 
/*19073*/         OPC_CheckType, MVT::i32,
/*19075*/         OPC_MoveParent,
/*19076*/         OPC_MoveParent,
/*19077*/         OPC_RecordChild1, // #1 = $Rn
/*19078*/         OPC_MoveParent,
/*19079*/         OPC_MoveChild, 1,
/*19081*/         OPC_CheckInteger, 16, 
/*19083*/         OPC_CheckType, MVT::i32,
/*19085*/         OPC_MoveParent,
/*19086*/         OPC_CheckType, MVT::i32,
/*19088*/         OPC_Scope, 19, /*->19109*/ // 2 children in Scope
/*19090*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19092*/           OPC_EmitInteger, MVT::i32, 14, 
/*19095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19109*/         /*Scope*/ 19, /*->19129*/
/*19110*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19112*/           OPC_EmitInteger, MVT::i32, 14, 
/*19115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19129*/         0, /*End of Scope*/
/*19130*/       /*Scope*/ 63, /*->19194*/
/*19131*/         OPC_RecordChild0, // #0 = $Rn
/*19132*/         OPC_MoveChild, 1,
/*19134*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19137*/         OPC_RecordChild0, // #1 = $Rm
/*19138*/         OPC_MoveChild, 1,
/*19140*/         OPC_CheckValueType, MVT::i16,
/*19142*/         OPC_MoveParent,
/*19143*/         OPC_MoveParent,
/*19144*/         OPC_MoveParent,
/*19145*/         OPC_MoveChild, 1,
/*19147*/         OPC_CheckInteger, 16, 
/*19149*/         OPC_CheckType, MVT::i32,
/*19151*/         OPC_MoveParent,
/*19152*/         OPC_Scope, 19, /*->19173*/ // 2 children in Scope
/*19154*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19156*/           OPC_EmitInteger, MVT::i32, 14, 
/*19159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19173*/         /*Scope*/ 19, /*->19193*/
/*19174*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19176*/           OPC_EmitInteger, MVT::i32, 14, 
/*19179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19193*/         0, /*End of Scope*/
/*19194*/       /*Scope*/ 63, /*->19258*/
/*19195*/         OPC_MoveChild, 0,
/*19197*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19200*/         OPC_RecordChild0, // #0 = $Rm
/*19201*/         OPC_MoveChild, 1,
/*19203*/         OPC_CheckValueType, MVT::i16,
/*19205*/         OPC_MoveParent,
/*19206*/         OPC_MoveParent,
/*19207*/         OPC_RecordChild1, // #1 = $Rn
/*19208*/         OPC_MoveParent,
/*19209*/         OPC_MoveChild, 1,
/*19211*/         OPC_CheckInteger, 16, 
/*19213*/         OPC_CheckType, MVT::i32,
/*19215*/         OPC_MoveParent,
/*19216*/         OPC_Scope, 19, /*->19237*/ // 2 children in Scope
/*19218*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19220*/           OPC_EmitInteger, MVT::i32, 14, 
/*19223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19237*/         /*Scope*/ 19, /*->19257*/
/*19238*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*19240*/           OPC_EmitInteger, MVT::i32, 14, 
/*19243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19257*/         0, /*End of Scope*/
/*19258*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->19291
/*19262*/       OPC_RecordChild0, // #0 = $Rm
/*19263*/       OPC_MoveParent,
/*19264*/       OPC_MoveChild, 1,
/*19266*/       OPC_CheckInteger, 16, 
/*19268*/       OPC_CheckType, MVT::i32,
/*19270*/       OPC_MoveParent,
/*19271*/       OPC_CheckType, MVT::i32,
/*19273*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19275*/       OPC_EmitInteger, MVT::i32, 14, 
/*19278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*19292*/   /*Scope*/ 30, /*->19323*/
/*19293*/     OPC_RecordNode, // #0 = $src
/*19294*/     OPC_CheckType, MVT::i32,
/*19296*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19298*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19301*/     OPC_EmitInteger, MVT::i32, 14, 
/*19304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19323*/   /*Scope*/ 8|128,1/*136*/, /*->19461*/
/*19325*/     OPC_MoveChild, 0,
/*19327*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->19406
/*19331*/       OPC_RecordChild0, // #0 = $a
/*19332*/       OPC_Scope, 35, /*->19369*/ // 2 children in Scope
/*19334*/         OPC_RecordChild1, // #1 = $b
/*19335*/         OPC_MoveChild, 1,
/*19337*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*19339*/         OPC_MoveParent,
/*19340*/         OPC_MoveParent,
/*19341*/         OPC_MoveChild, 1,
/*19343*/         OPC_CheckInteger, 16, 
/*19345*/         OPC_CheckType, MVT::i32,
/*19347*/         OPC_MoveParent,
/*19348*/         OPC_CheckType, MVT::i32,
/*19350*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19352*/         OPC_EmitInteger, MVT::i32, 14, 
/*19355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*19369*/       /*Scope*/ 35, /*->19405*/
/*19370*/         OPC_MoveChild, 0,
/*19372*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*19374*/         OPC_MoveParent,
/*19375*/         OPC_RecordChild1, // #1 = $a
/*19376*/         OPC_MoveParent,
/*19377*/         OPC_MoveChild, 1,
/*19379*/         OPC_CheckInteger, 16, 
/*19381*/         OPC_CheckType, MVT::i32,
/*19383*/         OPC_MoveParent,
/*19384*/         OPC_CheckType, MVT::i32,
/*19386*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19388*/         OPC_EmitInteger, MVT::i32, 14, 
/*19391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*19405*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->19460
/*19409*/       OPC_RecordChild0, // #0 = $Rm
/*19410*/       OPC_MoveParent,
/*19411*/       OPC_MoveChild, 1,
/*19413*/       OPC_CheckInteger, 16, 
/*19415*/       OPC_CheckType, MVT::i32,
/*19417*/       OPC_MoveParent,
/*19418*/       OPC_CheckType, MVT::i32,
/*19420*/       OPC_Scope, 18, /*->19440*/ // 2 children in Scope
/*19422*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19424*/         OPC_EmitInteger, MVT::i32, 14, 
/*19427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*19440*/       /*Scope*/ 18, /*->19459*/
/*19441*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19443*/         OPC_EmitInteger, MVT::i32, 14, 
/*19446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*19459*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*19461*/   /*Scope*/ 29, /*->19491*/
/*19462*/     OPC_RecordNode, // #0 = $src
/*19463*/     OPC_CheckType, MVT::i32,
/*19465*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19467*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19470*/     OPC_EmitInteger, MVT::i32, 14, 
/*19473*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19491*/   /*Scope*/ 126, /*->19618*/
/*19492*/     OPC_RecordChild0, // #0 = $Rm
/*19493*/     OPC_RecordChild1, // #1 = $imm5
/*19494*/     OPC_Scope, 66, /*->19562*/ // 2 children in Scope
/*19496*/       OPC_MoveChild, 1,
/*19498*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19501*/       OPC_CheckPredicate, 22, // Predicate_imm_sr
/*19503*/       OPC_CheckType, MVT::i32,
/*19505*/       OPC_MoveParent,
/*19506*/       OPC_CheckType, MVT::i32,
/*19508*/       OPC_Scope, 25, /*->19535*/ // 2 children in Scope
/*19510*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19512*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19515*/         OPC_EmitConvertToTarget, 1,
/*19517*/         OPC_EmitInteger, MVT::i32, 14, 
/*19520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*19535*/       /*Scope*/ 25, /*->19561*/
/*19536*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19538*/         OPC_EmitConvertToTarget, 1,
/*19540*/         OPC_EmitInteger, MVT::i32, 14, 
/*19543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*19561*/       0, /*End of Scope*/
/*19562*/     /*Scope*/ 54, /*->19617*/
/*19563*/       OPC_CheckChild1Type, MVT::i32,
/*19565*/       OPC_CheckType, MVT::i32,
/*19567*/       OPC_Scope, 23, /*->19592*/ // 2 children in Scope
/*19569*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19571*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19574*/         OPC_EmitInteger, MVT::i32, 14, 
/*19577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19592*/       /*Scope*/ 23, /*->19616*/
/*19593*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19595*/         OPC_EmitInteger, MVT::i32, 14, 
/*19598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19616*/       0, /*End of Scope*/
/*19617*/     0, /*End of Scope*/
/*19618*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->20213
/*19623*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*19624*/   OPC_MoveChild, 1,
/*19626*/   OPC_Scope, 111, /*->19739*/ // 7 children in Scope
/*19628*/     OPC_CheckInteger, 3, 
/*19630*/     OPC_MoveParent,
/*19631*/     OPC_RecordChild2, // #1 = $cop
/*19632*/     OPC_MoveChild, 2,
/*19634*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19637*/     OPC_MoveParent,
/*19638*/     OPC_RecordChild3, // #2 = $opc1
/*19639*/     OPC_MoveChild, 3,
/*19641*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19644*/     OPC_MoveParent,
/*19645*/     OPC_RecordChild4, // #3 = $CRd
/*19646*/     OPC_MoveChild, 4,
/*19648*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19651*/     OPC_MoveParent,
/*19652*/     OPC_RecordChild5, // #4 = $CRn
/*19653*/     OPC_MoveChild, 5,
/*19655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19658*/     OPC_MoveParent,
/*19659*/     OPC_RecordChild6, // #5 = $CRm
/*19660*/     OPC_MoveChild, 6,
/*19662*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19665*/     OPC_MoveParent,
/*19666*/     OPC_RecordChild7, // #6 = $opc2
/*19667*/     OPC_MoveChild, 7,
/*19669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19672*/     OPC_MoveParent,
/*19673*/     OPC_Scope, 35, /*->19710*/ // 2 children in Scope
/*19675*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19677*/       OPC_EmitMergeInputChains1_0,
/*19678*/       OPC_EmitConvertToTarget, 1,
/*19680*/       OPC_EmitConvertToTarget, 2,
/*19682*/       OPC_EmitConvertToTarget, 3,
/*19684*/       OPC_EmitConvertToTarget, 4,
/*19686*/       OPC_EmitConvertToTarget, 5,
/*19688*/       OPC_EmitConvertToTarget, 6,
/*19690*/       OPC_EmitInteger, MVT::i32, 14, 
/*19693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19710*/     /*Scope*/ 27, /*->19738*/
/*19711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19713*/       OPC_EmitMergeInputChains1_0,
/*19714*/       OPC_EmitConvertToTarget, 1,
/*19716*/       OPC_EmitConvertToTarget, 2,
/*19718*/       OPC_EmitConvertToTarget, 3,
/*19720*/       OPC_EmitConvertToTarget, 4,
/*19722*/       OPC_EmitConvertToTarget, 5,
/*19724*/       OPC_EmitConvertToTarget, 6,
/*19726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19738*/     0, /*End of Scope*/
/*19739*/   /*Scope*/ 103, /*->19843*/
/*19740*/     OPC_CheckInteger, 4, 
/*19742*/     OPC_MoveParent,
/*19743*/     OPC_RecordChild2, // #1 = $cop
/*19744*/     OPC_MoveChild, 2,
/*19746*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19749*/     OPC_MoveParent,
/*19750*/     OPC_RecordChild3, // #2 = $opc1
/*19751*/     OPC_MoveChild, 3,
/*19753*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19756*/     OPC_MoveParent,
/*19757*/     OPC_RecordChild4, // #3 = $CRd
/*19758*/     OPC_MoveChild, 4,
/*19760*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19763*/     OPC_MoveParent,
/*19764*/     OPC_RecordChild5, // #4 = $CRn
/*19765*/     OPC_MoveChild, 5,
/*19767*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19770*/     OPC_MoveParent,
/*19771*/     OPC_RecordChild6, // #5 = $CRm
/*19772*/     OPC_MoveChild, 6,
/*19774*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19777*/     OPC_MoveParent,
/*19778*/     OPC_RecordChild7, // #6 = $opc2
/*19779*/     OPC_MoveChild, 7,
/*19781*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19784*/     OPC_MoveParent,
/*19785*/     OPC_Scope, 27, /*->19814*/ // 2 children in Scope
/*19787*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19789*/       OPC_EmitMergeInputChains1_0,
/*19790*/       OPC_EmitConvertToTarget, 1,
/*19792*/       OPC_EmitConvertToTarget, 2,
/*19794*/       OPC_EmitConvertToTarget, 3,
/*19796*/       OPC_EmitConvertToTarget, 4,
/*19798*/       OPC_EmitConvertToTarget, 5,
/*19800*/       OPC_EmitConvertToTarget, 6,
/*19802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19814*/     /*Scope*/ 27, /*->19842*/
/*19815*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19817*/       OPC_EmitMergeInputChains1_0,
/*19818*/       OPC_EmitConvertToTarget, 1,
/*19820*/       OPC_EmitConvertToTarget, 2,
/*19822*/       OPC_EmitConvertToTarget, 3,
/*19824*/       OPC_EmitConvertToTarget, 4,
/*19826*/       OPC_EmitConvertToTarget, 5,
/*19828*/       OPC_EmitConvertToTarget, 6,
/*19830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19842*/     0, /*End of Scope*/
/*19843*/   /*Scope*/ 101, /*->19945*/
/*19844*/     OPC_CheckInteger, 7, 
/*19846*/     OPC_MoveParent,
/*19847*/     OPC_RecordChild2, // #1 = $cop
/*19848*/     OPC_MoveChild, 2,
/*19850*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19853*/     OPC_MoveParent,
/*19854*/     OPC_RecordChild3, // #2 = $opc1
/*19855*/     OPC_MoveChild, 3,
/*19857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19860*/     OPC_MoveParent,
/*19861*/     OPC_RecordChild4, // #3 = $Rt
/*19862*/     OPC_RecordChild5, // #4 = $CRn
/*19863*/     OPC_MoveChild, 5,
/*19865*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19868*/     OPC_MoveParent,
/*19869*/     OPC_RecordChild6, // #5 = $CRm
/*19870*/     OPC_MoveChild, 6,
/*19872*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19875*/     OPC_MoveParent,
/*19876*/     OPC_RecordChild7, // #6 = $opc2
/*19877*/     OPC_MoveChild, 7,
/*19879*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19882*/     OPC_MoveParent,
/*19883*/     OPC_Scope, 33, /*->19918*/ // 2 children in Scope
/*19885*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19887*/       OPC_EmitMergeInputChains1_0,
/*19888*/       OPC_EmitConvertToTarget, 1,
/*19890*/       OPC_EmitConvertToTarget, 2,
/*19892*/       OPC_EmitConvertToTarget, 4,
/*19894*/       OPC_EmitConvertToTarget, 5,
/*19896*/       OPC_EmitConvertToTarget, 6,
/*19898*/       OPC_EmitInteger, MVT::i32, 14, 
/*19901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19918*/     /*Scope*/ 25, /*->19944*/
/*19919*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19921*/       OPC_EmitMergeInputChains1_0,
/*19922*/       OPC_EmitConvertToTarget, 1,
/*19924*/       OPC_EmitConvertToTarget, 2,
/*19926*/       OPC_EmitConvertToTarget, 4,
/*19928*/       OPC_EmitConvertToTarget, 5,
/*19930*/       OPC_EmitConvertToTarget, 6,
/*19932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*19944*/     0, /*End of Scope*/
/*19945*/   /*Scope*/ 93, /*->20039*/
/*19946*/     OPC_CheckInteger, 8, 
/*19948*/     OPC_MoveParent,
/*19949*/     OPC_RecordChild2, // #1 = $cop
/*19950*/     OPC_MoveChild, 2,
/*19952*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19955*/     OPC_MoveParent,
/*19956*/     OPC_RecordChild3, // #2 = $opc1
/*19957*/     OPC_MoveChild, 3,
/*19959*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19962*/     OPC_MoveParent,
/*19963*/     OPC_RecordChild4, // #3 = $Rt
/*19964*/     OPC_RecordChild5, // #4 = $CRn
/*19965*/     OPC_MoveChild, 5,
/*19967*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19970*/     OPC_MoveParent,
/*19971*/     OPC_RecordChild6, // #5 = $CRm
/*19972*/     OPC_MoveChild, 6,
/*19974*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19977*/     OPC_MoveParent,
/*19978*/     OPC_RecordChild7, // #6 = $opc2
/*19979*/     OPC_MoveChild, 7,
/*19981*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19984*/     OPC_MoveParent,
/*19985*/     OPC_Scope, 25, /*->20012*/ // 2 children in Scope
/*19987*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19989*/       OPC_EmitMergeInputChains1_0,
/*19990*/       OPC_EmitConvertToTarget, 1,
/*19992*/       OPC_EmitConvertToTarget, 2,
/*19994*/       OPC_EmitConvertToTarget, 4,
/*19996*/       OPC_EmitConvertToTarget, 5,
/*19998*/       OPC_EmitConvertToTarget, 6,
/*20000*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20012*/     /*Scope*/ 25, /*->20038*/
/*20013*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20015*/       OPC_EmitMergeInputChains1_0,
/*20016*/       OPC_EmitConvertToTarget, 1,
/*20018*/       OPC_EmitConvertToTarget, 2,
/*20020*/       OPC_EmitConvertToTarget, 4,
/*20022*/       OPC_EmitConvertToTarget, 5,
/*20024*/       OPC_EmitConvertToTarget, 6,
/*20026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20038*/     0, /*End of Scope*/
/*20039*/   /*Scope*/ 78, /*->20118*/
/*20040*/     OPC_CheckInteger, 9, 
/*20042*/     OPC_MoveParent,
/*20043*/     OPC_RecordChild2, // #1 = $cop
/*20044*/     OPC_MoveChild, 2,
/*20046*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20049*/     OPC_MoveParent,
/*20050*/     OPC_RecordChild3, // #2 = $opc1
/*20051*/     OPC_MoveChild, 3,
/*20053*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20056*/     OPC_MoveParent,
/*20057*/     OPC_RecordChild4, // #3 = $Rt
/*20058*/     OPC_RecordChild5, // #4 = $Rt2
/*20059*/     OPC_RecordChild6, // #5 = $CRm
/*20060*/     OPC_MoveChild, 6,
/*20062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20065*/     OPC_MoveParent,
/*20066*/     OPC_Scope, 28, /*->20096*/ // 2 children in Scope
/*20068*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20070*/       OPC_EmitMergeInputChains1_0,
/*20071*/       OPC_EmitConvertToTarget, 1,
/*20073*/       OPC_EmitConvertToTarget, 2,
/*20075*/       OPC_EmitConvertToTarget, 5,
/*20077*/       OPC_EmitInteger, MVT::i32, 14, 
/*20080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20096*/     /*Scope*/ 20, /*->20117*/
/*20097*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20099*/       OPC_EmitMergeInputChains1_0,
/*20100*/       OPC_EmitConvertToTarget, 1,
/*20102*/       OPC_EmitConvertToTarget, 2,
/*20104*/       OPC_EmitConvertToTarget, 5,
/*20106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20117*/     0, /*End of Scope*/
/*20118*/   /*Scope*/ 70, /*->20189*/
/*20119*/     OPC_CheckInteger, 10, 
/*20121*/     OPC_MoveParent,
/*20122*/     OPC_RecordChild2, // #1 = $cop
/*20123*/     OPC_MoveChild, 2,
/*20125*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20128*/     OPC_MoveParent,
/*20129*/     OPC_RecordChild3, // #2 = $opc1
/*20130*/     OPC_MoveChild, 3,
/*20132*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20135*/     OPC_MoveParent,
/*20136*/     OPC_RecordChild4, // #3 = $Rt
/*20137*/     OPC_RecordChild5, // #4 = $Rt2
/*20138*/     OPC_RecordChild6, // #5 = $CRm
/*20139*/     OPC_MoveChild, 6,
/*20141*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20144*/     OPC_MoveParent,
/*20145*/     OPC_Scope, 20, /*->20167*/ // 2 children in Scope
/*20147*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20149*/       OPC_EmitMergeInputChains1_0,
/*20150*/       OPC_EmitConvertToTarget, 1,
/*20152*/       OPC_EmitConvertToTarget, 2,
/*20154*/       OPC_EmitConvertToTarget, 5,
/*20156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20167*/     /*Scope*/ 20, /*->20188*/
/*20168*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20170*/       OPC_EmitMergeInputChains1_0,
/*20171*/       OPC_EmitConvertToTarget, 1,
/*20173*/       OPC_EmitConvertToTarget, 2,
/*20175*/       OPC_EmitConvertToTarget, 5,
/*20177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*20188*/     0, /*End of Scope*/
/*20189*/   /*Scope*/ 22, /*->20212*/
/*20190*/     OPC_CheckInteger, 118, 
/*20192*/     OPC_MoveParent,
/*20193*/     OPC_RecordChild2, // #1 = $src
/*20194*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*20196*/     OPC_EmitMergeInputChains1_0,
/*20197*/     OPC_EmitInteger, MVT::i32, 14, 
/*20200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 118:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*20212*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->20568
/*20217*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*20218*/   OPC_RecordChild1, // #1 = $shift
/*20219*/   OPC_CheckChild1Type, MVT::i32,
/*20221*/   OPC_MoveChild, 2,
/*20223*/   OPC_CheckType, MVT::i32,
/*20225*/   OPC_Scope, 22|128,1/*150*/, /*->20378*/ // 2 children in Scope
/*20228*/     OPC_CheckInteger, 1, 
/*20230*/     OPC_MoveParent,
/*20231*/     OPC_MoveChild, 3,
/*20233*/     OPC_Scope, 34, /*->20269*/ // 2 children in Scope
/*20235*/       OPC_CheckInteger, 1, 
/*20237*/       OPC_MoveParent,
/*20238*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20240*/       OPC_Scope, 13, /*->20255*/ // 2 children in Scope
/*20242*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20245*/         OPC_EmitMergeInputChains1_0,
/*20246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*20255*/       /*Scope*/ 12, /*->20268*/
/*20256*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20259*/         OPC_EmitMergeInputChains1_0,
/*20260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*20268*/       0, /*End of Scope*/
/*20269*/     /*Scope*/ 107, /*->20377*/
/*20270*/       OPC_CheckInteger, 0, 
/*20272*/       OPC_MoveParent,
/*20273*/       OPC_Scope, 15, /*->20290*/ // 4 children in Scope
/*20275*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*20277*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20280*/         OPC_EmitMergeInputChains1_0,
/*20281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*20290*/       /*Scope*/ 23, /*->20314*/
/*20291*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20293*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20296*/         OPC_EmitMergeInputChains1_0,
/*20297*/         OPC_EmitInteger, MVT::i32, 14, 
/*20300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*20314*/       /*Scope*/ 14, /*->20329*/
/*20315*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*20317*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20320*/         OPC_EmitMergeInputChains1_0,
/*20321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*20329*/       /*Scope*/ 46, /*->20376*/
/*20330*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20332*/         OPC_Scope, 20, /*->20354*/ // 2 children in Scope
/*20334*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20337*/           OPC_EmitMergeInputChains1_0,
/*20338*/           OPC_EmitInteger, MVT::i32, 14, 
/*20341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*20354*/         /*Scope*/ 20, /*->20375*/
/*20355*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20358*/           OPC_EmitMergeInputChains1_0,
/*20359*/           OPC_EmitInteger, MVT::i32, 14, 
/*20362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_imm8:i32:$addr)
/*20375*/         0, /*End of Scope*/
/*20376*/       0, /*End of Scope*/
/*20377*/     0, /*End of Scope*/
/*20378*/   /*Scope*/ 59|128,1/*187*/, /*->20567*/
/*20380*/     OPC_CheckInteger, 0, 
/*20382*/     OPC_MoveParent,
/*20383*/     OPC_MoveChild, 3,
/*20385*/     OPC_Scope, 107, /*->20494*/ // 2 children in Scope
/*20387*/       OPC_CheckInteger, 1, 
/*20389*/       OPC_MoveParent,
/*20390*/       OPC_Scope, 15, /*->20407*/ // 4 children in Scope
/*20392*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20394*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*20397*/         OPC_EmitMergeInputChains1_0,
/*20398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*20407*/       /*Scope*/ 23, /*->20431*/
/*20408*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*20410*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20413*/         OPC_EmitMergeInputChains1_0,
/*20414*/         OPC_EmitInteger, MVT::i32, 14, 
/*20417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*20431*/       /*Scope*/ 14, /*->20446*/
/*20432*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*20434*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*20437*/         OPC_EmitMergeInputChains1_0,
/*20438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*20446*/       /*Scope*/ 46, /*->20493*/
/*20447*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*20449*/         OPC_Scope, 20, /*->20471*/ // 2 children in Scope
/*20451*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20454*/           OPC_EmitMergeInputChains1_0,
/*20455*/           OPC_EmitInteger, MVT::i32, 14, 
/*20458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*20471*/         /*Scope*/ 20, /*->20492*/
/*20472*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20475*/           OPC_EmitMergeInputChains1_0,
/*20476*/           OPC_EmitInteger, MVT::i32, 14, 
/*20479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_imm8:i32:$addr)
/*20492*/         0, /*End of Scope*/
/*20493*/       0, /*End of Scope*/
/*20494*/     /*Scope*/ 71, /*->20566*/
/*20495*/       OPC_CheckInteger, 0, 
/*20497*/       OPC_MoveParent,
/*20498*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20500*/       OPC_Scope, 21, /*->20523*/ // 3 children in Scope
/*20502*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*20505*/         OPC_EmitMergeInputChains1_0,
/*20506*/         OPC_EmitInteger, MVT::i32, 14, 
/*20509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*20523*/       /*Scope*/ 20, /*->20544*/
/*20524*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*20527*/         OPC_EmitMergeInputChains1_0,
/*20528*/         OPC_EmitInteger, MVT::i32, 14, 
/*20531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*20544*/       /*Scope*/ 20, /*->20565*/
/*20545*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*20548*/         OPC_EmitMergeInputChains1_0,
/*20549*/         OPC_EmitInteger, MVT::i32, 14, 
/*20552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_imm8:i32:$addr)
/*20565*/       0, /*End of Scope*/
/*20566*/     0, /*End of Scope*/
/*20567*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->20719
/*20572*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*20573*/   OPC_Scope, 93, /*->20668*/ // 2 children in Scope
/*20575*/     OPC_MoveChild, 1,
/*20577*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->20630
/*20581*/       OPC_RecordMemRef,
/*20582*/       OPC_RecordNode, // #1 = 'ld' chained node
/*20583*/       OPC_CheckFoldableChainNode,
/*20584*/       OPC_RecordChild1, // #2 = $target
/*20585*/       OPC_CheckChild1Type, MVT::i32,
/*20587*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*20589*/       OPC_CheckPredicate, 24, // Predicate_load
/*20591*/       OPC_CheckType, MVT::i32,
/*20593*/       OPC_MoveParent,
/*20594*/       OPC_RecordChild2, // #3 = $jt
/*20595*/       OPC_MoveChild, 2,
/*20597*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20600*/       OPC_MoveParent,
/*20601*/       OPC_RecordChild3, // #4 = $id
/*20602*/       OPC_MoveChild, 3,
/*20604*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20607*/       OPC_MoveParent,
/*20608*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20610*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*20613*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*20617*/       OPC_EmitConvertToTarget, 4,
/*20619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->20667
/*20633*/       OPC_RecordChild0, // #1 = $target
/*20634*/       OPC_RecordChild1, // #2 = $idx
/*20635*/       OPC_CheckType, MVT::i32,
/*20637*/       OPC_MoveParent,
/*20638*/       OPC_RecordChild2, // #3 = $jt
/*20639*/       OPC_MoveChild, 2,
/*20641*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20644*/       OPC_MoveParent,
/*20645*/       OPC_RecordChild3, // #4 = $id
/*20646*/       OPC_MoveChild, 3,
/*20648*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20651*/       OPC_MoveParent,
/*20652*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20654*/       OPC_EmitMergeInputChains1_0,
/*20655*/       OPC_EmitConvertToTarget, 4,
/*20657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*20668*/   /*Scope*/ 49, /*->20718*/
/*20669*/     OPC_RecordChild1, // #1 = $target
/*20670*/     OPC_CheckChild1Type, MVT::i32,
/*20672*/     OPC_RecordChild2, // #2 = $jt
/*20673*/     OPC_MoveChild, 2,
/*20675*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*20678*/     OPC_MoveParent,
/*20679*/     OPC_RecordChild3, // #3 = $id
/*20680*/     OPC_MoveChild, 3,
/*20682*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20685*/     OPC_MoveParent,
/*20686*/     OPC_Scope, 14, /*->20702*/ // 2 children in Scope
/*20688*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20690*/       OPC_EmitMergeInputChains1_0,
/*20691*/       OPC_EmitConvertToTarget, 3,
/*20693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*20702*/     /*Scope*/ 14, /*->20717*/
/*20703*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20705*/       OPC_EmitMergeInputChains1_0,
/*20706*/       OPC_EmitConvertToTarget, 3,
/*20708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*20717*/     0, /*End of Scope*/
/*20718*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102|128,15/*2022*/,  TARGET_VAL(ISD::STORE),// ->22745
/*20723*/   OPC_RecordMemRef,
/*20724*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*20725*/   OPC_Scope, 85|128,2/*341*/, /*->21069*/ // 4 children in Scope
/*20728*/     OPC_MoveChild, 1,
/*20730*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->20954
/*20735*/       OPC_RecordChild0, // #1 = $Vd
/*20736*/       OPC_Scope, 53, /*->20791*/ // 4 children in Scope
/*20738*/         OPC_CheckChild0Type, MVT::v8i8,
/*20740*/         OPC_RecordChild1, // #2 = $lane
/*20741*/         OPC_MoveChild, 1,
/*20743*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20746*/         OPC_MoveParent,
/*20747*/         OPC_MoveParent,
/*20748*/         OPC_RecordChild2, // #3 = $Rn
/*20749*/         OPC_RecordChild3, // #4 = $Rm
/*20750*/         OPC_CheckChild3Type, MVT::i32,
/*20752*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20754*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20756*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*20758*/         OPC_CheckType, MVT::i32,
/*20760*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20762*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20765*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20768*/         OPC_EmitMergeInputChains1_0,
/*20769*/         OPC_EmitConvertToTarget, 2,
/*20771*/         OPC_EmitInteger, MVT::i32, 14, 
/*20774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20791*/       /*Scope*/ 53, /*->20845*/
/*20792*/         OPC_CheckChild0Type, MVT::v4i16,
/*20794*/         OPC_RecordChild1, // #2 = $lane
/*20795*/         OPC_MoveChild, 1,
/*20797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20800*/         OPC_MoveParent,
/*20801*/         OPC_MoveParent,
/*20802*/         OPC_RecordChild2, // #3 = $Rn
/*20803*/         OPC_RecordChild3, // #4 = $Rm
/*20804*/         OPC_CheckChild3Type, MVT::i32,
/*20806*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20808*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20810*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*20812*/         OPC_CheckType, MVT::i32,
/*20814*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20816*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20819*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20822*/         OPC_EmitMergeInputChains1_0,
/*20823*/         OPC_EmitConvertToTarget, 2,
/*20825*/         OPC_EmitInteger, MVT::i32, 14, 
/*20828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20845*/       /*Scope*/ 53, /*->20899*/
/*20846*/         OPC_CheckChild0Type, MVT::v16i8,
/*20848*/         OPC_RecordChild1, // #2 = $lane
/*20849*/         OPC_MoveChild, 1,
/*20851*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20854*/         OPC_MoveParent,
/*20855*/         OPC_MoveParent,
/*20856*/         OPC_RecordChild2, // #3 = $addr
/*20857*/         OPC_RecordChild3, // #4 = $offset
/*20858*/         OPC_CheckChild3Type, MVT::i32,
/*20860*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20862*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20864*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*20866*/         OPC_CheckType, MVT::i32,
/*20868*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20870*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20873*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20876*/         OPC_EmitMergeInputChains1_0,
/*20877*/         OPC_EmitConvertToTarget, 2,
/*20879*/         OPC_EmitInteger, MVT::i32, 14, 
/*20882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20899*/       /*Scope*/ 53, /*->20953*/
/*20900*/         OPC_CheckChild0Type, MVT::v8i16,
/*20902*/         OPC_RecordChild1, // #2 = $lane
/*20903*/         OPC_MoveChild, 1,
/*20905*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20908*/         OPC_MoveParent,
/*20909*/         OPC_MoveParent,
/*20910*/         OPC_RecordChild2, // #3 = $addr
/*20911*/         OPC_RecordChild3, // #4 = $offset
/*20912*/         OPC_CheckChild3Type, MVT::i32,
/*20914*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*20916*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*20918*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*20920*/         OPC_CheckType, MVT::i32,
/*20922*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20924*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20927*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20930*/         OPC_EmitMergeInputChains1_0,
/*20931*/         OPC_EmitConvertToTarget, 2,
/*20933*/         OPC_EmitInteger, MVT::i32, 14, 
/*20936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20953*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21068
/*20957*/       OPC_RecordChild0, // #1 = $Vd
/*20958*/       OPC_Scope, 53, /*->21013*/ // 2 children in Scope
/*20960*/         OPC_CheckChild0Type, MVT::v2i32,
/*20962*/         OPC_RecordChild1, // #2 = $lane
/*20963*/         OPC_MoveChild, 1,
/*20965*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20968*/         OPC_MoveParent,
/*20969*/         OPC_CheckType, MVT::i32,
/*20971*/         OPC_MoveParent,
/*20972*/         OPC_RecordChild2, // #3 = $Rn
/*20973*/         OPC_RecordChild3, // #4 = $Rm
/*20974*/         OPC_CheckChild3Type, MVT::i32,
/*20976*/         OPC_CheckPredicate, 29, // Predicate_istore
/*20978*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*20980*/         OPC_CheckType, MVT::i32,
/*20982*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*20984*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20987*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20990*/         OPC_EmitMergeInputChains1_0,
/*20991*/         OPC_EmitConvertToTarget, 2,
/*20993*/         OPC_EmitInteger, MVT::i32, 14, 
/*20996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21013*/       /*Scope*/ 53, /*->21067*/
/*21014*/         OPC_CheckChild0Type, MVT::v4i32,
/*21016*/         OPC_RecordChild1, // #2 = $lane
/*21017*/         OPC_MoveChild, 1,
/*21019*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21022*/         OPC_MoveParent,
/*21023*/         OPC_CheckType, MVT::i32,
/*21025*/         OPC_MoveParent,
/*21026*/         OPC_RecordChild2, // #3 = $addr
/*21027*/         OPC_RecordChild3, // #4 = $offset
/*21028*/         OPC_CheckChild3Type, MVT::i32,
/*21030*/         OPC_CheckPredicate, 29, // Predicate_istore
/*21032*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*21034*/         OPC_CheckType, MVT::i32,
/*21036*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21038*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*21041*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*21044*/         OPC_EmitMergeInputChains1_0,
/*21045*/         OPC_EmitConvertToTarget, 2,
/*21047*/         OPC_EmitInteger, MVT::i32, 14, 
/*21050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*21067*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21069*/   /*Scope*/ 5|128,2/*261*/, /*->21332*/
/*21071*/     OPC_RecordChild1, // #1 = $src
/*21072*/     OPC_CheckChild1Type, MVT::i32,
/*21074*/     OPC_RecordChild2, // #2 = $addr
/*21075*/     OPC_Scope, 89, /*->21166*/ // 2 children in Scope
/*21077*/       OPC_CheckChild2Type, MVT::i32,
/*21079*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21081*/       OPC_Scope, 25, /*->21108*/ // 2 children in Scope
/*21083*/         OPC_CheckPredicate, 32, // Predicate_store
/*21085*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21087*/         OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21090*/         OPC_EmitMergeInputChains1_0,
/*21091*/         OPC_EmitInteger, MVT::i32, 14, 
/*21094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*21108*/       /*Scope*/ 56, /*->21165*/
/*21109*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21111*/         OPC_Scope, 25, /*->21138*/ // 2 children in Scope
/*21113*/           OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21115*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21117*/           OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21120*/           OPC_EmitMergeInputChains1_0,
/*21121*/           OPC_EmitInteger, MVT::i32, 14, 
/*21124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*21138*/         /*Scope*/ 25, /*->21164*/
/*21139*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21141*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21143*/           OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*21146*/           OPC_EmitMergeInputChains1_0,
/*21147*/           OPC_EmitInteger, MVT::i32, 14, 
/*21150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*21164*/         0, /*End of Scope*/
/*21165*/       0, /*End of Scope*/
/*21166*/     /*Scope*/ 35|128,1/*163*/, /*->21331*/
/*21168*/       OPC_RecordChild3, // #3 = $offset
/*21169*/       OPC_CheckChild3Type, MVT::i32,
/*21171*/       OPC_CheckType, MVT::i32,
/*21173*/       OPC_Scope, 59, /*->21234*/ // 2 children in Scope
/*21175*/         OPC_CheckPredicate, 29, // Predicate_istore
/*21177*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*21179*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21181*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21184*/         OPC_Scope, 23, /*->21209*/ // 2 children in Scope
/*21186*/           OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*21189*/           OPC_EmitMergeInputChains1_0,
/*21190*/           OPC_EmitInteger, MVT::i32, 14, 
/*21193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*21209*/         /*Scope*/ 23, /*->21233*/
/*21210*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*21213*/           OPC_EmitMergeInputChains1_0,
/*21214*/           OPC_EmitInteger, MVT::i32, 14, 
/*21217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*21233*/         0, /*End of Scope*/
/*21234*/       /*Scope*/ 95, /*->21330*/
/*21235*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*21237*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*21239*/         OPC_Scope, 57, /*->21298*/ // 2 children in Scope
/*21241*/           OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*21243*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21245*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21248*/           OPC_Scope, 23, /*->21273*/ // 2 children in Scope
/*21250*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*21253*/             OPC_EmitMergeInputChains1_0,
/*21254*/             OPC_EmitInteger, MVT::i32, 14, 
/*21257*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21260*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*21273*/           /*Scope*/ 23, /*->21297*/
/*21274*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*21277*/             OPC_EmitMergeInputChains1_0,
/*21278*/             OPC_EmitInteger, MVT::i32, 14, 
/*21281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21284*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*21297*/           0, /*End of Scope*/
/*21298*/         /*Scope*/ 30, /*->21329*/
/*21299*/           OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*21301*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21303*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*21306*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*21309*/           OPC_EmitMergeInputChains1_0,
/*21310*/           OPC_EmitInteger, MVT::i32, 14, 
/*21313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21316*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*21329*/         0, /*End of Scope*/
/*21330*/       0, /*End of Scope*/
/*21331*/     0, /*End of Scope*/
/*21332*/   /*Scope*/ 126|128,2/*382*/, /*->21716*/
/*21334*/     OPC_MoveChild, 1,
/*21336*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->21528
/*21341*/       OPC_RecordChild0, // #1 = $Vd
/*21342*/       OPC_Scope, 45, /*->21389*/ // 4 children in Scope
/*21344*/         OPC_CheckChild0Type, MVT::v8i8,
/*21346*/         OPC_RecordChild1, // #2 = $lane
/*21347*/         OPC_MoveChild, 1,
/*21349*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21352*/         OPC_MoveParent,
/*21353*/         OPC_MoveParent,
/*21354*/         OPC_RecordChild2, // #3 = $Rn
/*21355*/         OPC_CheckChild2Type, MVT::i32,
/*21357*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21359*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21361*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21363*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21365*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21368*/         OPC_EmitMergeInputChains1_0,
/*21369*/         OPC_EmitConvertToTarget, 2,
/*21371*/         OPC_EmitInteger, MVT::i32, 14, 
/*21374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*21389*/       /*Scope*/ 45, /*->21435*/
/*21390*/         OPC_CheckChild0Type, MVT::v4i16,
/*21392*/         OPC_RecordChild1, // #2 = $lane
/*21393*/         OPC_MoveChild, 1,
/*21395*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21398*/         OPC_MoveParent,
/*21399*/         OPC_MoveParent,
/*21400*/         OPC_RecordChild2, // #3 = $Rn
/*21401*/         OPC_CheckChild2Type, MVT::i32,
/*21403*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21405*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21407*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21409*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21411*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21414*/         OPC_EmitMergeInputChains1_0,
/*21415*/         OPC_EmitConvertToTarget, 2,
/*21417*/         OPC_EmitInteger, MVT::i32, 14, 
/*21420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*21435*/       /*Scope*/ 45, /*->21481*/
/*21436*/         OPC_CheckChild0Type, MVT::v16i8,
/*21438*/         OPC_RecordChild1, // #2 = $lane
/*21439*/         OPC_MoveChild, 1,
/*21441*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21444*/         OPC_MoveParent,
/*21445*/         OPC_MoveParent,
/*21446*/         OPC_RecordChild2, // #3 = $addr
/*21447*/         OPC_CheckChild2Type, MVT::i32,
/*21449*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21451*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21453*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21455*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21457*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21460*/         OPC_EmitMergeInputChains1_0,
/*21461*/         OPC_EmitConvertToTarget, 2,
/*21463*/         OPC_EmitInteger, MVT::i32, 14, 
/*21466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*21481*/       /*Scope*/ 45, /*->21527*/
/*21482*/         OPC_CheckChild0Type, MVT::v8i16,
/*21484*/         OPC_RecordChild1, // #2 = $lane
/*21485*/         OPC_MoveChild, 1,
/*21487*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21490*/         OPC_MoveParent,
/*21491*/         OPC_MoveParent,
/*21492*/         OPC_RecordChild2, // #3 = $addr
/*21493*/         OPC_CheckChild2Type, MVT::i32,
/*21495*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21497*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*21499*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21501*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21503*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21506*/         OPC_EmitMergeInputChains1_0,
/*21507*/         OPC_EmitConvertToTarget, 2,
/*21509*/         OPC_EmitInteger, MVT::i32, 14, 
/*21512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21527*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21715
/*21532*/       OPC_RecordChild0, // #1 = $Vd
/*21533*/       OPC_Scope, 45, /*->21580*/ // 4 children in Scope
/*21535*/         OPC_CheckChild0Type, MVT::v2i32,
/*21537*/         OPC_RecordChild1, // #2 = $lane
/*21538*/         OPC_MoveChild, 1,
/*21540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21543*/         OPC_MoveParent,
/*21544*/         OPC_CheckType, MVT::i32,
/*21546*/         OPC_MoveParent,
/*21547*/         OPC_RecordChild2, // #3 = $Rn
/*21548*/         OPC_CheckChild2Type, MVT::i32,
/*21550*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21552*/         OPC_CheckPredicate, 32, // Predicate_store
/*21554*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21556*/         OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21559*/         OPC_EmitMergeInputChains1_0,
/*21560*/         OPC_EmitConvertToTarget, 2,
/*21562*/         OPC_EmitInteger, MVT::i32, 14, 
/*21565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21580*/       /*Scope*/ 45, /*->21626*/
/*21581*/         OPC_CheckChild0Type, MVT::v4i32,
/*21583*/         OPC_RecordChild1, // #2 = $lane
/*21584*/         OPC_MoveChild, 1,
/*21586*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21589*/         OPC_MoveParent,
/*21590*/         OPC_CheckType, MVT::i32,
/*21592*/         OPC_MoveParent,
/*21593*/         OPC_RecordChild2, // #3 = $addr
/*21594*/         OPC_CheckChild2Type, MVT::i32,
/*21596*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21598*/         OPC_CheckPredicate, 32, // Predicate_store
/*21600*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*21602*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21605*/         OPC_EmitMergeInputChains1_0,
/*21606*/         OPC_EmitConvertToTarget, 2,
/*21608*/         OPC_EmitInteger, MVT::i32, 14, 
/*21611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21626*/       /*Scope*/ 43, /*->21670*/
/*21627*/         OPC_CheckChild0Type, MVT::v2f32,
/*21629*/         OPC_RecordChild1, // #2 = $lane
/*21630*/         OPC_MoveChild, 1,
/*21632*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21635*/         OPC_MoveParent,
/*21636*/         OPC_CheckType, MVT::f32,
/*21638*/         OPC_MoveParent,
/*21639*/         OPC_RecordChild2, // #3 = $addr
/*21640*/         OPC_CheckChild2Type, MVT::i32,
/*21642*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21644*/         OPC_CheckPredicate, 32, // Predicate_store
/*21646*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21649*/         OPC_EmitMergeInputChains1_0,
/*21650*/         OPC_EmitConvertToTarget, 2,
/*21652*/         OPC_EmitInteger, MVT::i32, 14, 
/*21655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21670*/       /*Scope*/ 43, /*->21714*/
/*21671*/         OPC_CheckChild0Type, MVT::v4f32,
/*21673*/         OPC_RecordChild1, // #2 = $lane
/*21674*/         OPC_MoveChild, 1,
/*21676*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21679*/         OPC_MoveParent,
/*21680*/         OPC_CheckType, MVT::f32,
/*21682*/         OPC_MoveParent,
/*21683*/         OPC_RecordChild2, // #3 = $addr
/*21684*/         OPC_CheckChild2Type, MVT::i32,
/*21686*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21688*/         OPC_CheckPredicate, 32, // Predicate_store
/*21690*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21693*/         OPC_EmitMergeInputChains1_0,
/*21694*/         OPC_EmitConvertToTarget, 2,
/*21696*/         OPC_EmitInteger, MVT::i32, 14, 
/*21699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21714*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21716*/   /*Scope*/ 2|128,8/*1026*/, /*->22744*/
/*21718*/     OPC_RecordChild1, // #1 = $Rt
/*21719*/     OPC_Scope, 30|128,7/*926*/, /*->22648*/ // 4 children in Scope
/*21722*/       OPC_CheckChild1Type, MVT::i32,
/*21724*/       OPC_RecordChild2, // #2 = $shift
/*21725*/       OPC_Scope, 50|128,1/*178*/, /*->21906*/ // 3 children in Scope
/*21728*/         OPC_CheckChild2Type, MVT::i32,
/*21730*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*21732*/         OPC_Scope, 26, /*->21760*/ // 4 children in Scope
/*21734*/           OPC_CheckPredicate, 32, // Predicate_store
/*21736*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21738*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21741*/           OPC_EmitMergeInputChains1_0,
/*21742*/           OPC_EmitInteger, MVT::i32, 14, 
/*21745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21760*/         /*Scope*/ 58, /*->21819*/
/*21761*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*21763*/           OPC_Scope, 26, /*->21791*/ // 2 children in Scope
/*21765*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21767*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21769*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21772*/             OPC_EmitMergeInputChains1_0,
/*21773*/             OPC_EmitInteger, MVT::i32, 14, 
/*21776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21791*/           /*Scope*/ 26, /*->21818*/
/*21792*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21794*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21796*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21799*/             OPC_EmitMergeInputChains1_0,
/*21800*/             OPC_EmitInteger, MVT::i32, 14, 
/*21803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21818*/           0, /*End of Scope*/
/*21819*/         /*Scope*/ 26, /*->21846*/
/*21820*/           OPC_CheckPredicate, 32, // Predicate_store
/*21822*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21824*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21827*/           OPC_EmitMergeInputChains1_0,
/*21828*/           OPC_EmitInteger, MVT::i32, 14, 
/*21831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21846*/         /*Scope*/ 58, /*->21905*/
/*21847*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*21849*/           OPC_Scope, 26, /*->21877*/ // 2 children in Scope
/*21851*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*21853*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21855*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21858*/             OPC_EmitMergeInputChains1_0,
/*21859*/             OPC_EmitInteger, MVT::i32, 14, 
/*21862*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21865*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21877*/           /*Scope*/ 26, /*->21904*/
/*21878*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*21880*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21882*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21885*/             OPC_EmitMergeInputChains1_0,
/*21886*/             OPC_EmitInteger, MVT::i32, 14, 
/*21889*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21892*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21904*/           0, /*End of Scope*/
/*21905*/         0, /*End of Scope*/
/*21906*/       /*Scope*/ 78|128,2/*334*/, /*->22242*/
/*21908*/         OPC_RecordChild3, // #3 = $offset
/*21909*/         OPC_CheckChild3Type, MVT::i32,
/*21911*/         OPC_CheckType, MVT::i32,
/*21913*/         OPC_Scope, 56, /*->21971*/ // 4 children in Scope
/*21915*/           OPC_CheckPredicate, 29, // Predicate_istore
/*21917*/           OPC_CheckPredicate, 36, // Predicate_pre_store
/*21919*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21921*/           OPC_Scope, 23, /*->21946*/ // 2 children in Scope
/*21923*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21926*/             OPC_EmitMergeInputChains1_0,
/*21927*/             OPC_EmitInteger, MVT::i32, 14, 
/*21930*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21933*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21946*/           /*Scope*/ 23, /*->21970*/
/*21947*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21950*/             OPC_EmitMergeInputChains1_0,
/*21951*/             OPC_EmitInteger, MVT::i32, 14, 
/*21954*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21957*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21970*/           0, /*End of Scope*/
/*21971*/         /*Scope*/ 89, /*->22061*/
/*21972*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*21974*/           OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*21976*/           OPC_Scope, 54, /*->22032*/ // 2 children in Scope
/*21978*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*21980*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21982*/             OPC_Scope, 23, /*->22007*/ // 2 children in Scope
/*21984*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21987*/               OPC_EmitMergeInputChains1_0,
/*21988*/               OPC_EmitInteger, MVT::i32, 14, 
/*21991*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21994*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22007*/             /*Scope*/ 23, /*->22031*/
/*22008*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22011*/               OPC_EmitMergeInputChains1_0,
/*22012*/               OPC_EmitInteger, MVT::i32, 14, 
/*22015*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22018*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22031*/             0, /*End of Scope*/
/*22032*/           /*Scope*/ 27, /*->22060*/
/*22033*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*22035*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22037*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22040*/             OPC_EmitMergeInputChains1_0,
/*22041*/             OPC_EmitInteger, MVT::i32, 14, 
/*22044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22060*/           0, /*End of Scope*/
/*22061*/         /*Scope*/ 58, /*->22120*/
/*22062*/           OPC_CheckPredicate, 29, // Predicate_istore
/*22064*/           OPC_Scope, 26, /*->22092*/ // 2 children in Scope
/*22066*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*22068*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22070*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*22073*/             OPC_EmitMergeInputChains1_0,
/*22074*/             OPC_EmitInteger, MVT::i32, 14, 
/*22077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_PRE:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*22092*/           /*Scope*/ 26, /*->22119*/
/*22093*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*22095*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22097*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*22100*/             OPC_EmitMergeInputChains1_0,
/*22101*/             OPC_EmitInteger, MVT::i32, 14, 
/*22104*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22107*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 10
                      // Dst: (t2STR_POST:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*22119*/           0, /*End of Scope*/
/*22120*/         /*Scope*/ 120, /*->22241*/
/*22121*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*22123*/           OPC_Scope, 28, /*->22153*/ // 4 children in Scope
/*22125*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*22127*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*22129*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22131*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*22134*/             OPC_EmitMergeInputChains1_0,
/*22135*/             OPC_EmitInteger, MVT::i32, 14, 
/*22138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22141*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_PRE:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*22153*/           /*Scope*/ 28, /*->22182*/
/*22154*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*22156*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*22158*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22160*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*22163*/             OPC_EmitMergeInputChains1_0,
/*22164*/             OPC_EmitInteger, MVT::i32, 14, 
/*22167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*22182*/           /*Scope*/ 28, /*->22211*/
/*22183*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*22185*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*22187*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22189*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*22192*/             OPC_EmitMergeInputChains1_0,
/*22193*/             OPC_EmitInteger, MVT::i32, 14, 
/*22196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22199*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_PRE:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*22211*/           /*Scope*/ 28, /*->22240*/
/*22212*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*22214*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*22216*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22218*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*22221*/             OPC_EmitMergeInputChains1_0,
/*22222*/             OPC_EmitInteger, MVT::i32, 14, 
/*22225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*22240*/           0, /*End of Scope*/
/*22241*/         0, /*End of Scope*/
/*22242*/       /*Scope*/ 19|128,3/*403*/, /*->22647*/
/*22244*/         OPC_CheckChild2Type, MVT::i32,
/*22246*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22248*/         OPC_Scope, 25, /*->22275*/ // 6 children in Scope
/*22250*/           OPC_CheckPredicate, 32, // Predicate_store
/*22252*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22254*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*22257*/           OPC_EmitMergeInputChains1_0,
/*22258*/           OPC_EmitInteger, MVT::i32, 14, 
/*22261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22264*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*22275*/         /*Scope*/ 27, /*->22303*/
/*22276*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22278*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22280*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22282*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*22285*/           OPC_EmitMergeInputChains1_0,
/*22286*/           OPC_EmitInteger, MVT::i32, 14, 
/*22289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*22303*/         /*Scope*/ 50, /*->22354*/
/*22304*/           OPC_CheckPredicate, 32, // Predicate_store
/*22306*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22308*/           OPC_Scope, 21, /*->22331*/ // 2 children in Scope
/*22310*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*22313*/             OPC_EmitMergeInputChains1_0,
/*22314*/             OPC_EmitInteger, MVT::i32, 14, 
/*22317*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22320*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*22331*/           /*Scope*/ 21, /*->22353*/
/*22332*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*22335*/             OPC_EmitMergeInputChains1_0,
/*22336*/             OPC_EmitInteger, MVT::i32, 14, 
/*22339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*22353*/           0, /*End of Scope*/
/*22354*/         /*Scope*/ 106, /*->22461*/
/*22355*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22357*/           OPC_Scope, 50, /*->22409*/ // 2 children in Scope
/*22359*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22361*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22363*/             OPC_Scope, 21, /*->22386*/ // 2 children in Scope
/*22365*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*22368*/               OPC_EmitMergeInputChains1_0,
/*22369*/               OPC_EmitInteger, MVT::i32, 14, 
/*22372*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22375*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*22386*/             /*Scope*/ 21, /*->22408*/
/*22387*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*22390*/               OPC_EmitMergeInputChains1_0,
/*22391*/               OPC_EmitInteger, MVT::i32, 14, 
/*22394*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22397*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*22408*/             0, /*End of Scope*/
/*22409*/           /*Scope*/ 50, /*->22460*/
/*22410*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*22412*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22414*/             OPC_Scope, 21, /*->22437*/ // 2 children in Scope
/*22416*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*22419*/               OPC_EmitMergeInputChains1_0,
/*22420*/               OPC_EmitInteger, MVT::i32, 14, 
/*22423*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22426*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*22437*/             /*Scope*/ 21, /*->22459*/
/*22438*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*22441*/               OPC_EmitMergeInputChains1_0,
/*22442*/               OPC_EmitInteger, MVT::i32, 14, 
/*22445*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22448*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*22459*/             0, /*End of Scope*/
/*22460*/           0, /*End of Scope*/
/*22461*/         /*Scope*/ 77, /*->22539*/
/*22462*/           OPC_CheckPredicate, 32, // Predicate_store
/*22464*/           OPC_Scope, 23, /*->22489*/ // 2 children in Scope
/*22466*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22468*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*22471*/             OPC_EmitMergeInputChains1_0,
/*22472*/             OPC_EmitInteger, MVT::i32, 14, 
/*22475*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22478*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*22489*/           /*Scope*/ 48, /*->22538*/
/*22490*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22492*/             OPC_Scope, 21, /*->22515*/ // 2 children in Scope
/*22494*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22497*/               OPC_EmitMergeInputChains1_0,
/*22498*/               OPC_EmitInteger, MVT::i32, 14, 
/*22501*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22504*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22515*/             /*Scope*/ 21, /*->22537*/
/*22516*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22519*/               OPC_EmitMergeInputChains1_0,
/*22520*/               OPC_EmitInteger, MVT::i32, 14, 
/*22523*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22526*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*22537*/             0, /*End of Scope*/
/*22538*/           0, /*End of Scope*/
/*22539*/         /*Scope*/ 106, /*->22646*/
/*22540*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*22542*/           OPC_Scope, 50, /*->22594*/ // 2 children in Scope
/*22544*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*22546*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22548*/             OPC_Scope, 21, /*->22571*/ // 2 children in Scope
/*22550*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22553*/               OPC_EmitMergeInputChains1_0,
/*22554*/               OPC_EmitInteger, MVT::i32, 14, 
/*22557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22560*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22571*/             /*Scope*/ 21, /*->22593*/
/*22572*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22575*/               OPC_EmitMergeInputChains1_0,
/*22576*/               OPC_EmitInteger, MVT::i32, 14, 
/*22579*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22582*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*22593*/             0, /*End of Scope*/
/*22594*/           /*Scope*/ 50, /*->22645*/
/*22595*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*22597*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22599*/             OPC_Scope, 21, /*->22622*/ // 2 children in Scope
/*22601*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22604*/               OPC_EmitMergeInputChains1_0,
/*22605*/               OPC_EmitInteger, MVT::i32, 14, 
/*22608*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22611*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22622*/             /*Scope*/ 21, /*->22644*/
/*22623*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22626*/               OPC_EmitMergeInputChains1_0,
/*22627*/               OPC_EmitInteger, MVT::i32, 14, 
/*22630*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22633*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*22644*/             0, /*End of Scope*/
/*22645*/           0, /*End of Scope*/
/*22646*/         0, /*End of Scope*/
/*22647*/       0, /*End of Scope*/
/*22648*/     /*Scope*/ 32, /*->22681*/
/*22649*/       OPC_CheckChild1Type, MVT::f64,
/*22651*/       OPC_RecordChild2, // #2 = $addr
/*22652*/       OPC_CheckChild2Type, MVT::i32,
/*22654*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22656*/       OPC_CheckPredicate, 32, // Predicate_store
/*22658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22660*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22663*/       OPC_EmitMergeInputChains1_0,
/*22664*/       OPC_EmitInteger, MVT::i32, 14, 
/*22667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22681*/     /*Scope*/ 32, /*->22714*/
/*22682*/       OPC_CheckChild1Type, MVT::f32,
/*22684*/       OPC_RecordChild2, // #2 = $addr
/*22685*/       OPC_CheckChild2Type, MVT::i32,
/*22687*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22689*/       OPC_CheckPredicate, 32, // Predicate_store
/*22691*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22693*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22696*/       OPC_EmitMergeInputChains1_0,
/*22697*/       OPC_EmitInteger, MVT::i32, 14, 
/*22700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22714*/     /*Scope*/ 28, /*->22743*/
/*22715*/       OPC_CheckChild1Type, MVT::v2f64,
/*22717*/       OPC_RecordChild2, // #2 = $Rn
/*22718*/       OPC_CheckChild2Type, MVT::i32,
/*22720*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*22722*/       OPC_CheckPredicate, 32, // Predicate_store
/*22724*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*22726*/       OPC_EmitMergeInputChains1_0,
/*22727*/       OPC_EmitInteger, MVT::i32, 14, 
/*22730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                // Dst: (VSTMQIA QPR:v2f64:$src, GPR:i32:$Rn)
/*22743*/     0, /*End of Scope*/
/*22744*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,12/*1642*/,  TARGET_VAL(ARMISD::CMPZ),// ->24391
/*22749*/   OPC_Scope, 6|128,1/*134*/, /*->22886*/ // 14 children in Scope
/*22752*/     OPC_MoveChild, 0,
/*22754*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->22820
/*22758*/       OPC_RecordChild0, // #0 = $Rn
/*22759*/       OPC_RecordChild1, // #1 = $shift
/*22760*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*22762*/       OPC_CheckType, MVT::i32,
/*22764*/       OPC_MoveParent,
/*22765*/       OPC_MoveChild, 1,
/*22767*/       OPC_CheckInteger, 0, 
/*22769*/       OPC_MoveParent,
/*22770*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22772*/       OPC_Scope, 22, /*->22796*/ // 2 children in Scope
/*22774*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22777*/         OPC_EmitInteger, MVT::i32, 14, 
/*22780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22796*/       /*Scope*/ 22, /*->22819*/
/*22797*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22800*/         OPC_EmitInteger, MVT::i32, 14, 
/*22803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22819*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->22885
/*22823*/       OPC_RecordChild0, // #0 = $Rn
/*22824*/       OPC_RecordChild1, // #1 = $shift
/*22825*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*22827*/       OPC_CheckType, MVT::i32,
/*22829*/       OPC_MoveParent,
/*22830*/       OPC_MoveChild, 1,
/*22832*/       OPC_CheckInteger, 0, 
/*22834*/       OPC_MoveParent,
/*22835*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22837*/       OPC_Scope, 22, /*->22861*/ // 2 children in Scope
/*22839*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22842*/         OPC_EmitInteger, MVT::i32, 14, 
/*22845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22861*/       /*Scope*/ 22, /*->22884*/
/*22862*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22865*/         OPC_EmitInteger, MVT::i32, 14, 
/*22868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22884*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22886*/   /*Scope*/ 39, /*->22926*/
/*22887*/     OPC_RecordChild0, // #0 = $Rn
/*22888*/     OPC_CheckChild0Type, MVT::i32,
/*22890*/     OPC_MoveChild, 1,
/*22892*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*22895*/     OPC_MoveChild, 0,
/*22897*/     OPC_CheckInteger, 0, 
/*22899*/     OPC_MoveParent,
/*22900*/     OPC_RecordChild1, // #1 = $shift
/*22901*/     OPC_MoveParent,
/*22902*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22904*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22907*/     OPC_EmitInteger, MVT::i32, 14, 
/*22910*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*22926*/   /*Scope*/ 11|128,2/*267*/, /*->23195*/
/*22928*/     OPC_MoveChild, 0,
/*22930*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->22968
/*22934*/       OPC_MoveChild, 0,
/*22936*/       OPC_CheckInteger, 0, 
/*22938*/       OPC_MoveParent,
/*22939*/       OPC_RecordChild1, // #0 = $shift
/*22940*/       OPC_CheckType, MVT::i32,
/*22942*/       OPC_MoveParent,
/*22943*/       OPC_RecordChild1, // #1 = $Rn
/*22944*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22946*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22949*/       OPC_EmitInteger, MVT::i32, 14, 
/*22952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPR:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->23081
/*22971*/       OPC_RecordChild0, // #0 = $Rn
/*22972*/       OPC_RecordChild1, // #1 = $shift
/*22973*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*22975*/       OPC_CheckType, MVT::i32,
/*22977*/       OPC_MoveParent,
/*22978*/       OPC_MoveChild, 1,
/*22980*/       OPC_CheckInteger, 0, 
/*22982*/       OPC_MoveParent,
/*22983*/       OPC_Scope, 23, /*->23008*/ // 4 children in Scope
/*22985*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22987*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*22990*/         OPC_EmitInteger, MVT::i32, 14, 
/*22993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23008*/       /*Scope*/ 23, /*->23032*/
/*23009*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23011*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23014*/         OPC_EmitInteger, MVT::i32, 14, 
/*23017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23032*/       /*Scope*/ 23, /*->23056*/
/*23033*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23035*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23038*/         OPC_EmitInteger, MVT::i32, 14, 
/*23041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23056*/       /*Scope*/ 23, /*->23080*/
/*23057*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23059*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23062*/         OPC_EmitInteger, MVT::i32, 14, 
/*23065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23080*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->23194
/*23084*/       OPC_RecordChild0, // #0 = $Rn
/*23085*/       OPC_RecordChild1, // #1 = $shift
/*23086*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23088*/       OPC_CheckType, MVT::i32,
/*23090*/       OPC_MoveParent,
/*23091*/       OPC_MoveChild, 1,
/*23093*/       OPC_CheckInteger, 0, 
/*23095*/       OPC_MoveParent,
/*23096*/       OPC_Scope, 23, /*->23121*/ // 4 children in Scope
/*23098*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23100*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23103*/         OPC_EmitInteger, MVT::i32, 14, 
/*23106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23121*/       /*Scope*/ 23, /*->23145*/
/*23122*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23124*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23127*/         OPC_EmitInteger, MVT::i32, 14, 
/*23130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23145*/       /*Scope*/ 23, /*->23169*/
/*23146*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23148*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23151*/         OPC_EmitInteger, MVT::i32, 14, 
/*23154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23169*/       /*Scope*/ 23, /*->23193*/
/*23170*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23172*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23175*/         OPC_EmitInteger, MVT::i32, 14, 
/*23178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23193*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23195*/   /*Scope*/ 65, /*->23261*/
/*23196*/     OPC_RecordChild0, // #0 = $Rn
/*23197*/     OPC_CheckChild0Type, MVT::i32,
/*23199*/     OPC_MoveChild, 1,
/*23201*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23204*/     OPC_MoveChild, 0,
/*23206*/     OPC_CheckInteger, 0, 
/*23208*/     OPC_MoveParent,
/*23209*/     OPC_RecordChild1, // #1 = $shift
/*23210*/     OPC_MoveParent,
/*23211*/     OPC_Scope, 23, /*->23236*/ // 2 children in Scope
/*23213*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23215*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23218*/       OPC_EmitInteger, MVT::i32, 14, 
/*23221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23236*/     /*Scope*/ 23, /*->23260*/
/*23237*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23239*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23242*/       OPC_EmitInteger, MVT::i32, 14, 
/*23245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23260*/     0, /*End of Scope*/
/*23261*/   /*Scope*/ 103|128,1/*231*/, /*->23494*/
/*23263*/     OPC_MoveChild, 0,
/*23265*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->23329
/*23269*/       OPC_MoveChild, 0,
/*23271*/       OPC_CheckInteger, 0, 
/*23273*/       OPC_MoveParent,
/*23274*/       OPC_RecordChild1, // #0 = $shift
/*23275*/       OPC_CheckType, MVT::i32,
/*23277*/       OPC_MoveParent,
/*23278*/       OPC_RecordChild1, // #1 = $Rn
/*23279*/       OPC_Scope, 23, /*->23304*/ // 2 children in Scope
/*23281*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23283*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23286*/         OPC_EmitInteger, MVT::i32, 14, 
/*23289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23304*/       /*Scope*/ 23, /*->23328*/
/*23305*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23307*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*23310*/         OPC_EmitInteger, MVT::i32, 14, 
/*23313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23328*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->23411
/*23332*/       OPC_RecordChild0, // #0 = $Rn
/*23333*/       OPC_RecordChild1, // #1 = $imm
/*23334*/       OPC_MoveChild, 1,
/*23336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23339*/       OPC_Scope, 34, /*->23375*/ // 2 children in Scope
/*23341*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23343*/         OPC_MoveParent,
/*23344*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*23346*/         OPC_CheckType, MVT::i32,
/*23348*/         OPC_MoveParent,
/*23349*/         OPC_MoveChild, 1,
/*23351*/         OPC_CheckInteger, 0, 
/*23353*/         OPC_MoveParent,
/*23354*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23356*/         OPC_EmitConvertToTarget, 1,
/*23358*/         OPC_EmitInteger, MVT::i32, 14, 
/*23361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23375*/       /*Scope*/ 34, /*->23410*/
/*23376*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23378*/         OPC_MoveParent,
/*23379*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*23381*/         OPC_CheckType, MVT::i32,
/*23383*/         OPC_MoveParent,
/*23384*/         OPC_MoveChild, 1,
/*23386*/         OPC_CheckInteger, 0, 
/*23388*/         OPC_MoveParent,
/*23389*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23391*/         OPC_EmitConvertToTarget, 1,
/*23393*/         OPC_EmitInteger, MVT::i32, 14, 
/*23396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23410*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->23493
/*23414*/       OPC_RecordChild0, // #0 = $Rn
/*23415*/       OPC_RecordChild1, // #1 = $imm
/*23416*/       OPC_MoveChild, 1,
/*23418*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23421*/       OPC_Scope, 34, /*->23457*/ // 2 children in Scope
/*23423*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23425*/         OPC_MoveParent,
/*23426*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*23428*/         OPC_CheckType, MVT::i32,
/*23430*/         OPC_MoveParent,
/*23431*/         OPC_MoveChild, 1,
/*23433*/         OPC_CheckInteger, 0, 
/*23435*/         OPC_MoveParent,
/*23436*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23438*/         OPC_EmitConvertToTarget, 1,
/*23440*/         OPC_EmitInteger, MVT::i32, 14, 
/*23443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23457*/       /*Scope*/ 34, /*->23492*/
/*23458*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23460*/         OPC_MoveParent,
/*23461*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*23463*/         OPC_CheckType, MVT::i32,
/*23465*/         OPC_MoveParent,
/*23466*/         OPC_MoveChild, 1,
/*23468*/         OPC_CheckInteger, 0, 
/*23470*/         OPC_MoveParent,
/*23471*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23473*/         OPC_EmitConvertToTarget, 1,
/*23475*/         OPC_EmitInteger, MVT::i32, 14, 
/*23478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23492*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23494*/   /*Scope*/ 102, /*->23597*/
/*23495*/     OPC_RecordChild0, // #0 = $src
/*23496*/     OPC_CheckChild0Type, MVT::i32,
/*23498*/     OPC_Scope, 25, /*->23525*/ // 2 children in Scope
/*23500*/       OPC_RecordChild1, // #1 = $rhs
/*23501*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23503*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23506*/       OPC_EmitInteger, MVT::i32, 14, 
/*23509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23525*/     /*Scope*/ 70, /*->23596*/
/*23526*/       OPC_MoveChild, 1,
/*23528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23531*/       OPC_MoveChild, 0,
/*23533*/       OPC_CheckInteger, 0, 
/*23535*/       OPC_MoveParent,
/*23536*/       OPC_RecordChild1, // #1 = $imm
/*23537*/       OPC_MoveChild, 1,
/*23539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23542*/       OPC_Scope, 25, /*->23569*/ // 2 children in Scope
/*23544*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*23546*/         OPC_MoveParent,
/*23547*/         OPC_MoveParent,
/*23548*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23550*/         OPC_EmitConvertToTarget, 1,
/*23552*/         OPC_EmitInteger, MVT::i32, 14, 
/*23555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23569*/       /*Scope*/ 25, /*->23595*/
/*23570*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23572*/         OPC_MoveParent,
/*23573*/         OPC_MoveParent,
/*23574*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23576*/         OPC_EmitConvertToTarget, 1,
/*23578*/         OPC_EmitInteger, MVT::i32, 14, 
/*23581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23595*/       0, /*End of Scope*/
/*23596*/     0, /*End of Scope*/
/*23597*/   /*Scope*/ 76, /*->23674*/
/*23598*/     OPC_MoveChild, 0,
/*23600*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23603*/     OPC_MoveChild, 0,
/*23605*/     OPC_CheckInteger, 0, 
/*23607*/     OPC_MoveParent,
/*23608*/     OPC_RecordChild1, // #0 = $imm
/*23609*/     OPC_MoveChild, 1,
/*23611*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23614*/     OPC_Scope, 28, /*->23644*/ // 2 children in Scope
/*23616*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*23618*/       OPC_MoveParent,
/*23619*/       OPC_CheckType, MVT::i32,
/*23621*/       OPC_MoveParent,
/*23622*/       OPC_RecordChild1, // #1 = $Rn
/*23623*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23625*/       OPC_EmitConvertToTarget, 0,
/*23627*/       OPC_EmitInteger, MVT::i32, 14, 
/*23630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23644*/     /*Scope*/ 28, /*->23673*/
/*23645*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*23647*/       OPC_MoveParent,
/*23648*/       OPC_CheckType, MVT::i32,
/*23650*/       OPC_MoveParent,
/*23651*/       OPC_RecordChild1, // #1 = $Rn
/*23652*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23654*/       OPC_EmitConvertToTarget, 0,
/*23656*/       OPC_EmitInteger, MVT::i32, 14, 
/*23659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23673*/     0, /*End of Scope*/
/*23674*/   /*Scope*/ 53, /*->23728*/
/*23675*/     OPC_RecordChild0, // #0 = $rhs
/*23676*/     OPC_CheckChild0Type, MVT::i32,
/*23678*/     OPC_RecordChild1, // #1 = $src
/*23679*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23681*/     OPC_Scope, 22, /*->23705*/ // 2 children in Scope
/*23683*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23686*/       OPC_EmitInteger, MVT::i32, 14, 
/*23689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23705*/     /*Scope*/ 21, /*->23727*/
/*23706*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23709*/       OPC_EmitInteger, MVT::i32, 14, 
/*23712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23727*/     0, /*End of Scope*/
/*23728*/   /*Scope*/ 95, /*->23824*/
/*23729*/     OPC_MoveChild, 0,
/*23731*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->23789
/*23735*/       OPC_RecordChild0, // #0 = $Rn
/*23736*/       OPC_RecordChild1, // #1 = $Rm
/*23737*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*23739*/       OPC_CheckType, MVT::i32,
/*23741*/       OPC_MoveParent,
/*23742*/       OPC_MoveChild, 1,
/*23744*/       OPC_CheckInteger, 0, 
/*23746*/       OPC_MoveParent,
/*23747*/       OPC_Scope, 19, /*->23768*/ // 2 children in Scope
/*23749*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23751*/         OPC_EmitInteger, MVT::i32, 14, 
/*23754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23768*/       /*Scope*/ 19, /*->23788*/
/*23769*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23771*/         OPC_EmitInteger, MVT::i32, 14, 
/*23774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23788*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->23823
/*23792*/       OPC_RecordChild0, // #0 = $Rn
/*23793*/       OPC_RecordChild1, // #1 = $Rm
/*23794*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23796*/       OPC_CheckType, MVT::i32,
/*23798*/       OPC_MoveParent,
/*23799*/       OPC_MoveChild, 1,
/*23801*/       OPC_CheckInteger, 0, 
/*23803*/       OPC_MoveParent,
/*23804*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23806*/       OPC_EmitInteger, MVT::i32, 14, 
/*23809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*23824*/   /*Scope*/ 27, /*->23852*/
/*23825*/     OPC_RecordChild0, // #0 = $lhs
/*23826*/     OPC_CheckChild0Type, MVT::i32,
/*23828*/     OPC_RecordChild1, // #1 = $rhs
/*23829*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23831*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*23834*/     OPC_EmitInteger, MVT::i32, 14, 
/*23837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*23852*/   /*Scope*/ 102, /*->23955*/
/*23853*/     OPC_MoveChild, 0,
/*23855*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->23905
/*23859*/       OPC_RecordChild0, // #0 = $lhs
/*23860*/       OPC_RecordChild1, // #1 = $rhs
/*23861*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*23863*/       OPC_CheckType, MVT::i32,
/*23865*/       OPC_MoveParent,
/*23866*/       OPC_MoveChild, 1,
/*23868*/       OPC_CheckInteger, 0, 
/*23870*/       OPC_MoveParent,
/*23871*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23873*/       OPC_EmitInteger, MVT::i32, 14, 
/*23876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23879*/       OPC_Scope, 11, /*->23892*/ // 2 children in Scope
/*23881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*23892*/       /*Scope*/ 11, /*->23904*/
/*23893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*23904*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->23954
/*23908*/       OPC_RecordChild0, // #0 = $lhs
/*23909*/       OPC_RecordChild1, // #1 = $rhs
/*23910*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*23912*/       OPC_CheckType, MVT::i32,
/*23914*/       OPC_MoveParent,
/*23915*/       OPC_MoveChild, 1,
/*23917*/       OPC_CheckInteger, 0, 
/*23919*/       OPC_MoveParent,
/*23920*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23922*/       OPC_EmitInteger, MVT::i32, 14, 
/*23925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23928*/       OPC_Scope, 11, /*->23941*/ // 2 children in Scope
/*23930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*23941*/       /*Scope*/ 11, /*->23953*/
/*23942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*23953*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23955*/   /*Scope*/ 4|128,1/*132*/, /*->24089*/
/*23957*/     OPC_RecordChild0, // #0 = $rhs
/*23958*/     OPC_CheckChild0Type, MVT::i32,
/*23960*/     OPC_Scope, 51, /*->24013*/ // 2 children in Scope
/*23962*/       OPC_RecordChild1, // #1 = $lhs
/*23963*/       OPC_Scope, 23, /*->23988*/ // 2 children in Scope
/*23965*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23967*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*23970*/         OPC_EmitInteger, MVT::i32, 14, 
/*23973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*23988*/       /*Scope*/ 23, /*->24012*/
/*23989*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23991*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23994*/         OPC_EmitInteger, MVT::i32, 14, 
/*23997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24012*/       0, /*End of Scope*/
/*24013*/     /*Scope*/ 74, /*->24088*/
/*24014*/       OPC_MoveChild, 1,
/*24016*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24019*/       OPC_MoveChild, 0,
/*24021*/       OPC_CheckInteger, 0, 
/*24023*/       OPC_MoveParent,
/*24024*/       OPC_RecordChild1, // #1 = $Rm
/*24025*/       OPC_MoveParent,
/*24026*/       OPC_Scope, 19, /*->24047*/ // 3 children in Scope
/*24028*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24030*/         OPC_EmitInteger, MVT::i32, 14, 
/*24033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24047*/       /*Scope*/ 19, /*->24067*/
/*24048*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24050*/         OPC_EmitInteger, MVT::i32, 14, 
/*24053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24067*/       /*Scope*/ 19, /*->24087*/
/*24068*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24070*/         OPC_EmitInteger, MVT::i32, 14, 
/*24073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, rGPR:i32:$rhs)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*24087*/       0, /*End of Scope*/
/*24088*/     0, /*End of Scope*/
/*24089*/   /*Scope*/ 77, /*->24167*/
/*24090*/     OPC_MoveChild, 0,
/*24092*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24095*/     OPC_MoveChild, 0,
/*24097*/     OPC_CheckInteger, 0, 
/*24099*/     OPC_MoveParent,
/*24100*/     OPC_RecordChild1, // #0 = $Rm
/*24101*/     OPC_CheckType, MVT::i32,
/*24103*/     OPC_MoveParent,
/*24104*/     OPC_RecordChild1, // #1 = $Rn
/*24105*/     OPC_Scope, 19, /*->24126*/ // 3 children in Scope
/*24107*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24109*/       OPC_EmitInteger, MVT::i32, 14, 
/*24112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24126*/     /*Scope*/ 19, /*->24146*/
/*24127*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24129*/       OPC_EmitInteger, MVT::i32, 14, 
/*24132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24146*/     /*Scope*/ 19, /*->24166*/
/*24147*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24149*/       OPC_EmitInteger, MVT::i32, 14, 
/*24152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$rhs), GPR:i32:$lhs) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*24166*/     0, /*End of Scope*/
/*24167*/   /*Scope*/ 93|128,1/*221*/, /*->24390*/
/*24169*/     OPC_RecordChild0, // #0 = $src
/*24170*/     OPC_CheckChild0Type, MVT::i32,
/*24172*/     OPC_RecordChild1, // #1 = $imm
/*24173*/     OPC_Scope, 10|128,1/*138*/, /*->24314*/ // 4 children in Scope
/*24176*/       OPC_MoveChild, 1,
/*24178*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24181*/       OPC_Scope, 24, /*->24207*/ // 5 children in Scope
/*24183*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*24185*/         OPC_MoveParent,
/*24186*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24188*/         OPC_EmitConvertToTarget, 1,
/*24190*/         OPC_EmitInteger, MVT::i32, 14, 
/*24193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*24207*/       /*Scope*/ 27, /*->24235*/
/*24208*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*24210*/         OPC_MoveParent,
/*24211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24213*/         OPC_EmitConvertToTarget, 1,
/*24215*/         OPC_EmitNodeXForm, 2, 2, // so_imm_neg_XFORM
/*24218*/         OPC_EmitInteger, MVT::i32, 14, 
/*24221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*24235*/       /*Scope*/ 24, /*->24260*/
/*24236*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*24238*/         OPC_MoveParent,
/*24239*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24241*/         OPC_EmitConvertToTarget, 1,
/*24243*/         OPC_EmitInteger, MVT::i32, 14, 
/*24246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24260*/       /*Scope*/ 24, /*->24285*/
/*24261*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*24263*/         OPC_MoveParent,
/*24264*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24266*/         OPC_EmitConvertToTarget, 1,
/*24268*/         OPC_EmitInteger, MVT::i32, 14, 
/*24271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24285*/       /*Scope*/ 27, /*->24313*/
/*24286*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*24288*/         OPC_MoveParent,
/*24289*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24291*/         OPC_EmitConvertToTarget, 1,
/*24293*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_neg_XFORM
/*24296*/         OPC_EmitInteger, MVT::i32, 14, 
/*24299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24313*/       0, /*End of Scope*/
/*24314*/     /*Scope*/ 19, /*->24334*/
/*24315*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24317*/       OPC_EmitInteger, MVT::i32, 14, 
/*24320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24334*/     /*Scope*/ 19, /*->24354*/
/*24335*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24337*/       OPC_EmitInteger, MVT::i32, 14, 
/*24340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24354*/     /*Scope*/ 34, /*->24389*/
/*24355*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24357*/       OPC_EmitInteger, MVT::i32, 14, 
/*24360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24363*/       OPC_Scope, 11, /*->24376*/ // 2 children in Scope
/*24365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*24376*/       /*Scope*/ 11, /*->24388*/
/*24377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*24388*/       0, /*End of Scope*/
/*24389*/     0, /*End of Scope*/
/*24390*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,20/*2666*/,  TARGET_VAL(ISD::LOAD),// ->27061
/*24395*/   OPC_RecordMemRef,
/*24396*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*24397*/   OPC_Scope, 74|128,1/*202*/, /*->24602*/ // 5 children in Scope
/*24400*/     OPC_RecordChild1, // #1 = $addr
/*24401*/     OPC_CheckChild1Type, MVT::i32,
/*24403*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24405*/     OPC_CheckType, MVT::i32,
/*24407*/     OPC_Scope, 25, /*->24434*/ // 3 children in Scope
/*24409*/       OPC_CheckPredicate, 24, // Predicate_load
/*24411*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24413*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24416*/       OPC_EmitMergeInputChains1_0,
/*24417*/       OPC_EmitInteger, MVT::i32, 14, 
/*24420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*24434*/     /*Scope*/ 56, /*->24491*/
/*24435*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24437*/       OPC_Scope, 25, /*->24464*/ // 2 children in Scope
/*24439*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24441*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24443*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24446*/         OPC_EmitMergeInputChains1_0,
/*24447*/         OPC_EmitInteger, MVT::i32, 14, 
/*24450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*24464*/       /*Scope*/ 25, /*->24490*/
/*24465*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24467*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24469*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24472*/         OPC_EmitMergeInputChains1_0,
/*24473*/         OPC_EmitInteger, MVT::i32, 14, 
/*24476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*24490*/       0, /*End of Scope*/
/*24491*/     /*Scope*/ 109, /*->24601*/
/*24492*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24494*/       OPC_Scope, 25, /*->24521*/ // 3 children in Scope
/*24496*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24498*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24500*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24503*/         OPC_EmitMergeInputChains1_0,
/*24504*/         OPC_EmitInteger, MVT::i32, 14, 
/*24507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*24521*/       /*Scope*/ 52, /*->24574*/
/*24522*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*24524*/         OPC_Scope, 23, /*->24549*/ // 2 children in Scope
/*24526*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24528*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24531*/           OPC_EmitMergeInputChains1_0,
/*24532*/           OPC_EmitInteger, MVT::i32, 14, 
/*24535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*24549*/         /*Scope*/ 23, /*->24573*/
/*24550*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24552*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24555*/           OPC_EmitMergeInputChains1_0,
/*24556*/           OPC_EmitInteger, MVT::i32, 14, 
/*24559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*24573*/         0, /*End of Scope*/
/*24574*/       /*Scope*/ 25, /*->24600*/
/*24575*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24577*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24579*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24582*/         OPC_EmitMergeInputChains1_0,
/*24583*/         OPC_EmitInteger, MVT::i32, 14, 
/*24586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*24600*/       0, /*End of Scope*/
/*24601*/     0, /*End of Scope*/
/*24602*/   /*Scope*/ 30, /*->24633*/
/*24603*/     OPC_MoveChild, 1,
/*24605*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*24608*/     OPC_RecordChild0, // #1 = $addr
/*24609*/     OPC_MoveChild, 0,
/*24611*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*24614*/     OPC_MoveParent,
/*24615*/     OPC_MoveParent,
/*24616*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24618*/     OPC_CheckPredicate, 24, // Predicate_load
/*24620*/     OPC_CheckType, MVT::i32,
/*24622*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*24624*/     OPC_EmitMergeInputChains1_0,
/*24625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*24633*/   /*Scope*/ 37|128,16/*2085*/, /*->26720*/
/*24635*/     OPC_RecordChild1, // #1 = $shift
/*24636*/     OPC_CheckChild1Type, MVT::i32,
/*24638*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*24640*/     OPC_CheckType, MVT::i32,
/*24642*/     OPC_Scope, 26, /*->24670*/ // 24 children in Scope
/*24644*/       OPC_CheckPredicate, 24, // Predicate_load
/*24646*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24648*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24651*/       OPC_EmitMergeInputChains1_0,
/*24652*/       OPC_EmitInteger, MVT::i32, 14, 
/*24655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*24670*/     /*Scope*/ 58, /*->24729*/
/*24671*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24673*/       OPC_Scope, 26, /*->24701*/ // 2 children in Scope
/*24675*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24677*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24679*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*24682*/         OPC_EmitMergeInputChains1_0,
/*24683*/         OPC_EmitInteger, MVT::i32, 14, 
/*24686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*24701*/       /*Scope*/ 26, /*->24728*/
/*24702*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24704*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24706*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24709*/         OPC_EmitMergeInputChains1_0,
/*24710*/         OPC_EmitInteger, MVT::i32, 14, 
/*24713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*24728*/       0, /*End of Scope*/
/*24729*/     /*Scope*/ 58, /*->24788*/
/*24730*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24732*/       OPC_Scope, 26, /*->24760*/ // 2 children in Scope
/*24734*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24736*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24738*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24741*/         OPC_EmitMergeInputChains1_0,
/*24742*/         OPC_EmitInteger, MVT::i32, 14, 
/*24745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*24760*/       /*Scope*/ 26, /*->24787*/
/*24761*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*24763*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24765*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24768*/         OPC_EmitMergeInputChains1_0,
/*24769*/         OPC_EmitInteger, MVT::i32, 14, 
/*24772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*24787*/       0, /*End of Scope*/
/*24788*/     /*Scope*/ 28, /*->24817*/
/*24789*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24791*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*24793*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24795*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24798*/       OPC_EmitMergeInputChains1_0,
/*24799*/       OPC_EmitInteger, MVT::i32, 14, 
/*24802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24817*/     /*Scope*/ 85, /*->24903*/
/*24818*/       OPC_CheckPredicate, 50, // Predicate_extload
/*24820*/       OPC_Scope, 26, /*->24848*/ // 3 children in Scope
/*24822*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*24824*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24826*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24829*/         OPC_EmitMergeInputChains1_0,
/*24830*/         OPC_EmitInteger, MVT::i32, 14, 
/*24833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24848*/       /*Scope*/ 26, /*->24875*/
/*24849*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*24851*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24853*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*24856*/         OPC_EmitMergeInputChains1_0,
/*24857*/         OPC_EmitInteger, MVT::i32, 14, 
/*24860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*24875*/       /*Scope*/ 26, /*->24902*/
/*24876*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*24878*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24880*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*24883*/         OPC_EmitMergeInputChains1_0,
/*24884*/         OPC_EmitInteger, MVT::i32, 14, 
/*24887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*24902*/       0, /*End of Scope*/
/*24903*/     /*Scope*/ 26, /*->24930*/
/*24904*/       OPC_CheckPredicate, 24, // Predicate_load
/*24906*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24908*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24911*/       OPC_EmitMergeInputChains1_0,
/*24912*/       OPC_EmitInteger, MVT::i32, 14, 
/*24915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*24930*/     /*Scope*/ 58, /*->24989*/
/*24931*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*24933*/       OPC_Scope, 26, /*->24961*/ // 2 children in Scope
/*24935*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*24937*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24939*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24942*/         OPC_EmitMergeInputChains1_0,
/*24943*/         OPC_EmitInteger, MVT::i32, 14, 
/*24946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*24961*/       /*Scope*/ 26, /*->24988*/
/*24962*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*24964*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24966*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*24969*/         OPC_EmitMergeInputChains1_0,
/*24970*/         OPC_EmitInteger, MVT::i32, 14, 
/*24973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*24988*/       0, /*End of Scope*/
/*24989*/     /*Scope*/ 58, /*->25048*/
/*24990*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*24992*/       OPC_Scope, 26, /*->25020*/ // 2 children in Scope
/*24994*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*24996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24998*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25001*/         OPC_EmitMergeInputChains1_0,
/*25002*/         OPC_EmitInteger, MVT::i32, 14, 
/*25005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25020*/       /*Scope*/ 26, /*->25047*/
/*25021*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*25023*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25025*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25028*/         OPC_EmitMergeInputChains1_0,
/*25029*/         OPC_EmitInteger, MVT::i32, 14, 
/*25032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25047*/       0, /*End of Scope*/
/*25048*/     /*Scope*/ 28, /*->25077*/
/*25049*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25051*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25053*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25055*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25058*/       OPC_EmitMergeInputChains1_0,
/*25059*/       OPC_EmitInteger, MVT::i32, 14, 
/*25062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25077*/     /*Scope*/ 85, /*->25163*/
/*25078*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25080*/       OPC_Scope, 26, /*->25108*/ // 3 children in Scope
/*25082*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25084*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25086*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25089*/         OPC_EmitMergeInputChains1_0,
/*25090*/         OPC_EmitInteger, MVT::i32, 14, 
/*25093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25108*/       /*Scope*/ 26, /*->25135*/
/*25109*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25111*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25113*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25116*/         OPC_EmitMergeInputChains1_0,
/*25117*/         OPC_EmitInteger, MVT::i32, 14, 
/*25120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25135*/       /*Scope*/ 26, /*->25162*/
/*25136*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25138*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25140*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25143*/         OPC_EmitMergeInputChains1_0,
/*25144*/         OPC_EmitInteger, MVT::i32, 14, 
/*25147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25162*/       0, /*End of Scope*/
/*25163*/     /*Scope*/ 25, /*->25189*/
/*25164*/       OPC_CheckPredicate, 24, // Predicate_load
/*25166*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25168*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25171*/       OPC_EmitMergeInputChains1_0,
/*25172*/       OPC_EmitInteger, MVT::i32, 14, 
/*25175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25189*/     /*Scope*/ 56, /*->25246*/
/*25190*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25192*/       OPC_Scope, 25, /*->25219*/ // 2 children in Scope
/*25194*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25196*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25198*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25201*/         OPC_EmitMergeInputChains1_0,
/*25202*/         OPC_EmitInteger, MVT::i32, 14, 
/*25205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25219*/       /*Scope*/ 25, /*->25245*/
/*25220*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25222*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25224*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25227*/         OPC_EmitMergeInputChains1_0,
/*25228*/         OPC_EmitInteger, MVT::i32, 14, 
/*25231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25245*/       0, /*End of Scope*/
/*25246*/     /*Scope*/ 107, /*->25354*/
/*25247*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25249*/       OPC_Scope, 25, /*->25276*/ // 3 children in Scope
/*25251*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25253*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25255*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25258*/         OPC_EmitMergeInputChains1_0,
/*25259*/         OPC_EmitInteger, MVT::i32, 14, 
/*25262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25276*/       /*Scope*/ 50, /*->25327*/
/*25277*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25279*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25281*/         OPC_Scope, 21, /*->25304*/ // 2 children in Scope
/*25283*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25286*/           OPC_EmitMergeInputChains1_0,
/*25287*/           OPC_EmitInteger, MVT::i32, 14, 
/*25290*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25293*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25304*/         /*Scope*/ 21, /*->25326*/
/*25305*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25308*/           OPC_EmitMergeInputChains1_0,
/*25309*/           OPC_EmitInteger, MVT::i32, 14, 
/*25312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25326*/         0, /*End of Scope*/
/*25327*/       /*Scope*/ 25, /*->25353*/
/*25328*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25330*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25332*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25335*/         OPC_EmitMergeInputChains1_0,
/*25336*/         OPC_EmitInteger, MVT::i32, 14, 
/*25339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25353*/       0, /*End of Scope*/
/*25354*/     /*Scope*/ 50, /*->25405*/
/*25355*/       OPC_CheckPredicate, 24, // Predicate_load
/*25357*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25359*/       OPC_Scope, 21, /*->25382*/ // 2 children in Scope
/*25361*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*25364*/         OPC_EmitMergeInputChains1_0,
/*25365*/         OPC_EmitInteger, MVT::i32, 14, 
/*25368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*25382*/       /*Scope*/ 21, /*->25404*/
/*25383*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25386*/         OPC_EmitMergeInputChains1_0,
/*25387*/         OPC_EmitInteger, MVT::i32, 14, 
/*25390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*25404*/       0, /*End of Scope*/
/*25405*/     /*Scope*/ 106, /*->25512*/
/*25406*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25408*/       OPC_Scope, 50, /*->25460*/ // 2 children in Scope
/*25410*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25412*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25414*/         OPC_Scope, 21, /*->25437*/ // 2 children in Scope
/*25416*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25419*/           OPC_EmitMergeInputChains1_0,
/*25420*/           OPC_EmitInteger, MVT::i32, 14, 
/*25423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25426*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25437*/         /*Scope*/ 21, /*->25459*/
/*25438*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25441*/           OPC_EmitMergeInputChains1_0,
/*25442*/           OPC_EmitInteger, MVT::i32, 14, 
/*25445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25459*/         0, /*End of Scope*/
/*25460*/       /*Scope*/ 50, /*->25511*/
/*25461*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*25463*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25465*/         OPC_Scope, 21, /*->25488*/ // 2 children in Scope
/*25467*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*25470*/           OPC_EmitMergeInputChains1_0,
/*25471*/           OPC_EmitInteger, MVT::i32, 14, 
/*25474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25477*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*25488*/         /*Scope*/ 21, /*->25510*/
/*25489*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25492*/           OPC_EmitMergeInputChains1_0,
/*25493*/           OPC_EmitInteger, MVT::i32, 14, 
/*25496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25510*/         0, /*End of Scope*/
/*25511*/       0, /*End of Scope*/
/*25512*/     /*Scope*/ 25, /*->25538*/
/*25513*/       OPC_CheckPredicate, 24, // Predicate_load
/*25515*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25517*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25520*/       OPC_EmitMergeInputChains1_0,
/*25521*/       OPC_EmitInteger, MVT::i32, 14, 
/*25524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25538*/     /*Scope*/ 52, /*->25591*/
/*25539*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25541*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*25543*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25545*/       OPC_Scope, 21, /*->25568*/ // 2 children in Scope
/*25547*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25550*/         OPC_EmitMergeInputChains1_0,
/*25551*/         OPC_EmitInteger, MVT::i32, 14, 
/*25554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25568*/       /*Scope*/ 21, /*->25590*/
/*25569*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25572*/         OPC_EmitMergeInputChains1_0,
/*25573*/         OPC_EmitInteger, MVT::i32, 14, 
/*25576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25590*/       0, /*End of Scope*/
/*25591*/     /*Scope*/ 29|128,1/*157*/, /*->25750*/
/*25593*/       OPC_CheckPredicate, 50, // Predicate_extload
/*25595*/       OPC_Scope, 50, /*->25647*/ // 3 children in Scope
/*25597*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*25599*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25601*/         OPC_Scope, 21, /*->25624*/ // 2 children in Scope
/*25603*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25606*/           OPC_EmitMergeInputChains1_0,
/*25607*/           OPC_EmitInteger, MVT::i32, 14, 
/*25610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25613*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25624*/         /*Scope*/ 21, /*->25646*/
/*25625*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25628*/           OPC_EmitMergeInputChains1_0,
/*25629*/           OPC_EmitInteger, MVT::i32, 14, 
/*25632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25635*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25646*/         0, /*End of Scope*/
/*25647*/       /*Scope*/ 50, /*->25698*/
/*25648*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*25650*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25652*/         OPC_Scope, 21, /*->25675*/ // 2 children in Scope
/*25654*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*25657*/           OPC_EmitMergeInputChains1_0,
/*25658*/           OPC_EmitInteger, MVT::i32, 14, 
/*25661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25664*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*25675*/         /*Scope*/ 21, /*->25697*/
/*25676*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25679*/           OPC_EmitMergeInputChains1_0,
/*25680*/           OPC_EmitInteger, MVT::i32, 14, 
/*25683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25697*/         0, /*End of Scope*/
/*25698*/       /*Scope*/ 50, /*->25749*/
/*25699*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*25701*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25703*/         OPC_Scope, 21, /*->25726*/ // 2 children in Scope
/*25705*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*25708*/           OPC_EmitMergeInputChains1_0,
/*25709*/           OPC_EmitInteger, MVT::i32, 14, 
/*25712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25715*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*25726*/         /*Scope*/ 21, /*->25748*/
/*25727*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25730*/           OPC_EmitMergeInputChains1_0,
/*25731*/           OPC_EmitInteger, MVT::i32, 14, 
/*25734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25737*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25748*/         0, /*End of Scope*/
/*25749*/       0, /*End of Scope*/
/*25750*/     /*Scope*/ 50, /*->25801*/
/*25751*/       OPC_CheckPredicate, 24, // Predicate_load
/*25753*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25755*/       OPC_Scope, 21, /*->25778*/ // 2 children in Scope
/*25757*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25760*/         OPC_EmitMergeInputChains1_0,
/*25761*/         OPC_EmitInteger, MVT::i32, 14, 
/*25764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*25778*/       /*Scope*/ 21, /*->25800*/
/*25779*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25782*/         OPC_EmitMergeInputChains1_0,
/*25783*/         OPC_EmitInteger, MVT::i32, 14, 
/*25786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_imm8:i32:$addr)
/*25800*/       0, /*End of Scope*/
/*25801*/     /*Scope*/ 106, /*->25908*/
/*25802*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*25804*/       OPC_Scope, 50, /*->25856*/ // 2 children in Scope
/*25806*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*25808*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25810*/         OPC_Scope, 21, /*->25833*/ // 2 children in Scope
/*25812*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25815*/           OPC_EmitMergeInputChains1_0,
/*25816*/           OPC_EmitInteger, MVT::i32, 14, 
/*25819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*25833*/         /*Scope*/ 21, /*->25855*/
/*25834*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25837*/           OPC_EmitMergeInputChains1_0,
/*25838*/           OPC_EmitInteger, MVT::i32, 14, 
/*25841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*25855*/         0, /*End of Scope*/
/*25856*/       /*Scope*/ 50, /*->25907*/
/*25857*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*25859*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25861*/         OPC_Scope, 21, /*->25884*/ // 2 children in Scope
/*25863*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25866*/           OPC_EmitMergeInputChains1_0,
/*25867*/           OPC_EmitInteger, MVT::i32, 14, 
/*25870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25873*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*25884*/         /*Scope*/ 21, /*->25906*/
/*25885*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25888*/           OPC_EmitMergeInputChains1_0,
/*25889*/           OPC_EmitInteger, MVT::i32, 14, 
/*25892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25895*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*25906*/         0, /*End of Scope*/
/*25907*/       0, /*End of Scope*/
/*25908*/     /*Scope*/ 106, /*->26015*/
/*25909*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*25911*/       OPC_Scope, 50, /*->25963*/ // 2 children in Scope
/*25913*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*25915*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25917*/         OPC_Scope, 21, /*->25940*/ // 2 children in Scope
/*25919*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25922*/           OPC_EmitMergeInputChains1_0,
/*25923*/           OPC_EmitInteger, MVT::i32, 14, 
/*25926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25929*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*25940*/         /*Scope*/ 21, /*->25962*/
/*25941*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25944*/           OPC_EmitMergeInputChains1_0,
/*25945*/           OPC_EmitInteger, MVT::i32, 14, 
/*25948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_imm8:i32:$addr)
/*25962*/         0, /*End of Scope*/
/*25963*/       /*Scope*/ 50, /*->26014*/
/*25964*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*25966*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25968*/         OPC_Scope, 21, /*->25991*/ // 2 children in Scope
/*25970*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25973*/           OPC_EmitMergeInputChains1_0,
/*25974*/           OPC_EmitInteger, MVT::i32, 14, 
/*25977*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25980*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*25991*/         /*Scope*/ 21, /*->26013*/
/*25992*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25995*/           OPC_EmitMergeInputChains1_0,
/*25996*/           OPC_EmitInteger, MVT::i32, 14, 
/*25999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_imm8:i32:$addr)
/*26013*/         0, /*End of Scope*/
/*26014*/       0, /*End of Scope*/
/*26015*/     /*Scope*/ 52, /*->26068*/
/*26016*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26018*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*26020*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26022*/       OPC_Scope, 21, /*->26045*/ // 2 children in Scope
/*26024*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26027*/         OPC_EmitMergeInputChains1_0,
/*26028*/         OPC_EmitInteger, MVT::i32, 14, 
/*26031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26045*/       /*Scope*/ 21, /*->26067*/
/*26046*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26049*/         OPC_EmitMergeInputChains1_0,
/*26050*/         OPC_EmitInteger, MVT::i32, 14, 
/*26053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*26067*/       0, /*End of Scope*/
/*26068*/     /*Scope*/ 29|128,1/*157*/, /*->26227*/
/*26070*/       OPC_CheckPredicate, 50, // Predicate_extload
/*26072*/       OPC_Scope, 50, /*->26124*/ // 3 children in Scope
/*26074*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*26076*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26078*/         OPC_Scope, 21, /*->26101*/ // 2 children in Scope
/*26080*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26083*/           OPC_EmitMergeInputChains1_0,
/*26084*/           OPC_EmitInteger, MVT::i32, 14, 
/*26087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26101*/         /*Scope*/ 21, /*->26123*/
/*26102*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26105*/           OPC_EmitMergeInputChains1_0,
/*26106*/           OPC_EmitInteger, MVT::i32, 14, 
/*26109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26112*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*26123*/         0, /*End of Scope*/
/*26124*/       /*Scope*/ 50, /*->26175*/
/*26125*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*26127*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26129*/         OPC_Scope, 21, /*->26152*/ // 2 children in Scope
/*26131*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26134*/           OPC_EmitMergeInputChains1_0,
/*26135*/           OPC_EmitInteger, MVT::i32, 14, 
/*26138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26141*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26152*/         /*Scope*/ 21, /*->26174*/
/*26153*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26156*/           OPC_EmitMergeInputChains1_0,
/*26157*/           OPC_EmitInteger, MVT::i32, 14, 
/*26160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*26174*/         0, /*End of Scope*/
/*26175*/       /*Scope*/ 50, /*->26226*/
/*26176*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*26178*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26180*/         OPC_Scope, 21, /*->26203*/ // 2 children in Scope
/*26182*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26185*/           OPC_EmitMergeInputChains1_0,
/*26186*/           OPC_EmitInteger, MVT::i32, 14, 
/*26189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26203*/         /*Scope*/ 21, /*->26225*/
/*26204*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26207*/           OPC_EmitMergeInputChains1_0,
/*26208*/           OPC_EmitInteger, MVT::i32, 14, 
/*26211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*26225*/         0, /*End of Scope*/
/*26226*/       0, /*End of Scope*/
/*26227*/     /*Scope*/ 106|128,3/*490*/, /*->26719*/
/*26229*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*26231*/       OPC_Scope, 88, /*->26321*/ // 4 children in Scope
/*26233*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26235*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26237*/         OPC_Scope, 40, /*->26279*/ // 2 children in Scope
/*26239*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26242*/           OPC_EmitMergeInputChains1_0,
/*26243*/           OPC_EmitInteger, MVT::i32, 14, 
/*26246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26249*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26260*/           OPC_EmitInteger, MVT::i32, 14, 
/*26263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26266*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26276*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26279*/         /*Scope*/ 40, /*->26320*/
/*26280*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*26283*/           OPC_EmitMergeInputChains1_0,
/*26284*/           OPC_EmitInteger, MVT::i32, 14, 
/*26287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26290*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26301*/           OPC_EmitInteger, MVT::i32, 14, 
/*26304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26307*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26317*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*26320*/         0, /*End of Scope*/
/*26321*/       /*Scope*/ 88, /*->26410*/
/*26322*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26324*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26326*/         OPC_Scope, 40, /*->26368*/ // 2 children in Scope
/*26328*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26331*/           OPC_EmitMergeInputChains1_0,
/*26332*/           OPC_EmitInteger, MVT::i32, 14, 
/*26335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26338*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26349*/           OPC_EmitInteger, MVT::i32, 14, 
/*26352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26355*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26365*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*26368*/         /*Scope*/ 40, /*->26409*/
/*26369*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*26372*/           OPC_EmitMergeInputChains1_0,
/*26373*/           OPC_EmitInteger, MVT::i32, 14, 
/*26376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26379*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*26390*/           OPC_EmitInteger, MVT::i32, 14, 
/*26393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26396*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*26406*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*26409*/         0, /*End of Scope*/
/*26410*/       /*Scope*/ 24|128,1/*152*/, /*->26564*/
/*26412*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26414*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26416*/         OPC_Scope, 72, /*->26490*/ // 2 children in Scope
/*26418*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*26421*/           OPC_EmitMergeInputChains1_0,
/*26422*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26425*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26428*/           OPC_EmitInteger, MVT::i32, 14, 
/*26431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26434*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26445*/           OPC_EmitInteger, MVT::i32, 24, 
/*26448*/           OPC_EmitInteger, MVT::i32, 14, 
/*26451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26454*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26466*/           OPC_EmitInteger, MVT::i32, 24, 
/*26469*/           OPC_EmitInteger, MVT::i32, 14, 
/*26472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26475*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26487*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*26490*/         /*Scope*/ 72, /*->26563*/
/*26491*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26494*/           OPC_EmitMergeInputChains1_0,
/*26495*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26498*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26501*/           OPC_EmitInteger, MVT::i32, 14, 
/*26504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26507*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26518*/           OPC_EmitInteger, MVT::i32, 24, 
/*26521*/           OPC_EmitInteger, MVT::i32, 14, 
/*26524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26527*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26539*/           OPC_EmitInteger, MVT::i32, 24, 
/*26542*/           OPC_EmitInteger, MVT::i32, 14, 
/*26545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26548*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26560*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*26563*/         0, /*End of Scope*/
/*26564*/       /*Scope*/ 24|128,1/*152*/, /*->26718*/
/*26566*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26568*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26570*/         OPC_Scope, 72, /*->26644*/ // 2 children in Scope
/*26572*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*26575*/           OPC_EmitMergeInputChains1_0,
/*26576*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26579*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26582*/           OPC_EmitInteger, MVT::i32, 14, 
/*26585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26588*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26599*/           OPC_EmitInteger, MVT::i32, 16, 
/*26602*/           OPC_EmitInteger, MVT::i32, 14, 
/*26605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26608*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26620*/           OPC_EmitInteger, MVT::i32, 16, 
/*26623*/           OPC_EmitInteger, MVT::i32, 14, 
/*26626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26629*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26641*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*26644*/         /*Scope*/ 72, /*->26717*/
/*26645*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26648*/           OPC_EmitMergeInputChains1_0,
/*26649*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26652*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26655*/           OPC_EmitInteger, MVT::i32, 14, 
/*26658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26661*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*26672*/           OPC_EmitInteger, MVT::i32, 16, 
/*26675*/           OPC_EmitInteger, MVT::i32, 14, 
/*26678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26681*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*26693*/           OPC_EmitInteger, MVT::i32, 16, 
/*26696*/           OPC_EmitInteger, MVT::i32, 14, 
/*26699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26702*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*26714*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*26717*/         0, /*End of Scope*/
/*26718*/       0, /*End of Scope*/
/*26719*/     0, /*End of Scope*/
/*26720*/   /*Scope*/ 1|128,2/*257*/, /*->26979*/
/*26722*/     OPC_MoveChild, 1,
/*26724*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*26727*/     OPC_RecordChild0, // #1 = $addr
/*26728*/     OPC_MoveChild, 0,
/*26730*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*26733*/     OPC_MoveParent,
/*26734*/     OPC_MoveParent,
/*26735*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*26737*/     OPC_CheckType, MVT::i32,
/*26739*/     OPC_Scope, 44, /*->26785*/ // 5 children in Scope
/*26741*/       OPC_CheckPredicate, 24, // Predicate_load
/*26743*/       OPC_Scope, 19, /*->26764*/ // 2 children in Scope
/*26745*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26747*/         OPC_EmitMergeInputChains1_0,
/*26748*/         OPC_EmitInteger, MVT::i32, 14, 
/*26751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*26764*/       /*Scope*/ 19, /*->26784*/
/*26765*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26767*/         OPC_EmitMergeInputChains1_0,
/*26768*/         OPC_EmitInteger, MVT::i32, 14, 
/*26771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*26784*/       0, /*End of Scope*/
/*26785*/     /*Scope*/ 48, /*->26834*/
/*26786*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26788*/       OPC_Scope, 21, /*->26811*/ // 2 children in Scope
/*26790*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*26792*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26794*/         OPC_EmitMergeInputChains1_0,
/*26795*/         OPC_EmitInteger, MVT::i32, 14, 
/*26798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*26811*/       /*Scope*/ 21, /*->26833*/
/*26812*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*26814*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26816*/         OPC_EmitMergeInputChains1_0,
/*26817*/         OPC_EmitInteger, MVT::i32, 14, 
/*26820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26833*/       0, /*End of Scope*/
/*26834*/     /*Scope*/ 48, /*->26883*/
/*26835*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*26837*/       OPC_Scope, 21, /*->26860*/ // 2 children in Scope
/*26839*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*26841*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26843*/         OPC_EmitMergeInputChains1_0,
/*26844*/         OPC_EmitInteger, MVT::i32, 14, 
/*26847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*26860*/       /*Scope*/ 21, /*->26882*/
/*26861*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*26863*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26865*/         OPC_EmitMergeInputChains1_0,
/*26866*/         OPC_EmitInteger, MVT::i32, 14, 
/*26869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*26882*/       0, /*End of Scope*/
/*26883*/     /*Scope*/ 23, /*->26907*/
/*26884*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*26886*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*26888*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26890*/       OPC_EmitMergeInputChains1_0,
/*26891*/       OPC_EmitInteger, MVT::i32, 14, 
/*26894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26907*/     /*Scope*/ 70, /*->26978*/
/*26908*/       OPC_CheckPredicate, 50, // Predicate_extload
/*26910*/       OPC_Scope, 21, /*->26933*/ // 3 children in Scope
/*26912*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*26914*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26916*/         OPC_EmitMergeInputChains1_0,
/*26917*/         OPC_EmitInteger, MVT::i32, 14, 
/*26920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26933*/       /*Scope*/ 21, /*->26955*/
/*26934*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*26936*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26938*/         OPC_EmitMergeInputChains1_0,
/*26939*/         OPC_EmitInteger, MVT::i32, 14, 
/*26942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*26955*/       /*Scope*/ 21, /*->26977*/
/*26956*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*26958*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26960*/         OPC_EmitMergeInputChains1_0,
/*26961*/         OPC_EmitInteger, MVT::i32, 14, 
/*26964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*26977*/       0, /*End of Scope*/
/*26978*/     0, /*End of Scope*/
/*26979*/   /*Scope*/ 80, /*->27060*/
/*26980*/     OPC_RecordChild1, // #1 = $addr
/*26981*/     OPC_CheckChild1Type, MVT::i32,
/*26983*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*26985*/     OPC_CheckPredicate, 24, // Predicate_load
/*26987*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->27013
/*26990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*26992*/       OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*26995*/       OPC_EmitMergeInputChains1_0,
/*26996*/       OPC_EmitInteger, MVT::i32, 14, 
/*26999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->27038
/*27015*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*27017*/       OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27020*/       OPC_EmitMergeInputChains1_0,
/*27021*/       OPC_EmitInteger, MVT::i32, 14, 
/*27024*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27027*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 19,  MVT::v2f64,// ->27059
/*27040*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*27042*/       OPC_EmitMergeInputChains1_0,
/*27043*/       OPC_EmitInteger, MVT::i32, 14, 
/*27046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
              0, // EndSwitchType
/*27060*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->27264
/*27065*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*27066*/   OPC_MoveChild, 1,
/*27068*/   OPC_Scope, 100, /*->27170*/ // 2 children in Scope
/*27070*/     OPC_CheckInteger, 11, 
/*27072*/     OPC_MoveParent,
/*27073*/     OPC_RecordChild2, // #1 = $cop
/*27074*/     OPC_MoveChild, 2,
/*27076*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27079*/     OPC_MoveParent,
/*27080*/     OPC_RecordChild3, // #2 = $opc1
/*27081*/     OPC_MoveChild, 3,
/*27083*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27086*/     OPC_MoveParent,
/*27087*/     OPC_RecordChild4, // #3 = $CRn
/*27088*/     OPC_MoveChild, 4,
/*27090*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27093*/     OPC_MoveParent,
/*27094*/     OPC_RecordChild5, // #4 = $CRm
/*27095*/     OPC_MoveChild, 5,
/*27097*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27100*/     OPC_MoveParent,
/*27101*/     OPC_RecordChild6, // #5 = $opc2
/*27102*/     OPC_MoveChild, 6,
/*27104*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27107*/     OPC_MoveParent,
/*27108*/     OPC_Scope, 33, /*->27143*/ // 2 children in Scope
/*27110*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27112*/       OPC_EmitMergeInputChains1_0,
/*27113*/       OPC_EmitConvertToTarget, 1,
/*27115*/       OPC_EmitConvertToTarget, 2,
/*27117*/       OPC_EmitConvertToTarget, 3,
/*27119*/       OPC_EmitConvertToTarget, 4,
/*27121*/       OPC_EmitConvertToTarget, 5,
/*27123*/       OPC_EmitInteger, MVT::i32, 14, 
/*27126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27143*/     /*Scope*/ 25, /*->27169*/
/*27144*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*27146*/       OPC_EmitMergeInputChains1_0,
/*27147*/       OPC_EmitConvertToTarget, 1,
/*27149*/       OPC_EmitConvertToTarget, 2,
/*27151*/       OPC_EmitConvertToTarget, 3,
/*27153*/       OPC_EmitConvertToTarget, 4,
/*27155*/       OPC_EmitConvertToTarget, 5,
/*27157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27169*/     0, /*End of Scope*/
/*27170*/   /*Scope*/ 92, /*->27263*/
/*27171*/     OPC_CheckInteger, 12, 
/*27173*/     OPC_MoveParent,
/*27174*/     OPC_RecordChild2, // #1 = $cop
/*27175*/     OPC_MoveChild, 2,
/*27177*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27180*/     OPC_MoveParent,
/*27181*/     OPC_RecordChild3, // #2 = $opc1
/*27182*/     OPC_MoveChild, 3,
/*27184*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27187*/     OPC_MoveParent,
/*27188*/     OPC_RecordChild4, // #3 = $CRn
/*27189*/     OPC_MoveChild, 4,
/*27191*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27194*/     OPC_MoveParent,
/*27195*/     OPC_RecordChild5, // #4 = $CRm
/*27196*/     OPC_MoveChild, 5,
/*27198*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27201*/     OPC_MoveParent,
/*27202*/     OPC_RecordChild6, // #5 = $opc2
/*27203*/     OPC_MoveChild, 6,
/*27205*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27208*/     OPC_MoveParent,
/*27209*/     OPC_Scope, 25, /*->27236*/ // 2 children in Scope
/*27211*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*27213*/       OPC_EmitMergeInputChains1_0,
/*27214*/       OPC_EmitConvertToTarget, 1,
/*27216*/       OPC_EmitConvertToTarget, 2,
/*27218*/       OPC_EmitConvertToTarget, 3,
/*27220*/       OPC_EmitConvertToTarget, 4,
/*27222*/       OPC_EmitConvertToTarget, 5,
/*27224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27236*/     /*Scope*/ 25, /*->27262*/
/*27237*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*27239*/       OPC_EmitMergeInputChains1_0,
/*27240*/       OPC_EmitConvertToTarget, 1,
/*27242*/       OPC_EmitConvertToTarget, 2,
/*27244*/       OPC_EmitConvertToTarget, 3,
/*27246*/       OPC_EmitConvertToTarget, 4,
/*27248*/       OPC_EmitConvertToTarget, 5,
/*27250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*27262*/     0, /*End of Scope*/
/*27263*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,7/*899*/,  TARGET_VAL(ISD::XOR),// ->28167
/*27268*/   OPC_Scope, 87|128,1/*215*/, /*->27486*/ // 5 children in Scope
/*27271*/     OPC_RecordChild0, // #0 = $shift
/*27272*/     OPC_Scope, 100, /*->27374*/ // 3 children in Scope
/*27274*/       OPC_MoveChild, 1,
/*27276*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27287*/       OPC_MoveParent,
/*27288*/       OPC_CheckType, MVT::i32,
/*27290*/       OPC_Scope, 27, /*->27319*/ // 3 children in Scope
/*27292*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27294*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*27297*/         OPC_EmitInteger, MVT::i32, 14, 
/*27300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*27319*/       /*Scope*/ 26, /*->27346*/
/*27320*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27322*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*27325*/         OPC_EmitInteger, MVT::i32, 14, 
/*27328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*27346*/       /*Scope*/ 26, /*->27373*/
/*27347*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27349*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*27352*/         OPC_EmitInteger, MVT::i32, 14, 
/*27355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*27373*/       0, /*End of Scope*/
/*27374*/     /*Scope*/ 61, /*->27436*/
/*27375*/       OPC_RecordChild1, // #1 = $shift
/*27376*/       OPC_CheckType, MVT::i32,
/*27378*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27380*/       OPC_Scope, 26, /*->27408*/ // 2 children in Scope
/*27382*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*27385*/         OPC_EmitInteger, MVT::i32, 14, 
/*27388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*27408*/       /*Scope*/ 26, /*->27435*/
/*27409*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*27412*/         OPC_EmitInteger, MVT::i32, 14, 
/*27415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*27435*/       0, /*End of Scope*/
/*27436*/     /*Scope*/ 48, /*->27485*/
/*27437*/       OPC_MoveChild, 0,
/*27439*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27442*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27444*/       OPC_MoveParent,
/*27445*/       OPC_MoveChild, 1,
/*27447*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27458*/       OPC_MoveParent,
/*27459*/       OPC_CheckType, MVT::i32,
/*27461*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27463*/       OPC_EmitConvertToTarget, 0,
/*27465*/       OPC_EmitInteger, MVT::i32, 14, 
/*27468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*27485*/     0, /*End of Scope*/
/*27486*/   /*Scope*/ 49, /*->27536*/
/*27487*/     OPC_MoveChild, 0,
/*27489*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27500*/     OPC_MoveParent,
/*27501*/     OPC_RecordChild1, // #0 = $imm
/*27502*/     OPC_MoveChild, 1,
/*27504*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27507*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27509*/     OPC_MoveParent,
/*27510*/     OPC_CheckType, MVT::i32,
/*27512*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27514*/     OPC_EmitConvertToTarget, 0,
/*27516*/     OPC_EmitInteger, MVT::i32, 14, 
/*27519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27522*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27525*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*27536*/   /*Scope*/ 86|128,3/*470*/, /*->28008*/
/*27538*/     OPC_RecordChild0, // #0 = $Rn
/*27539*/     OPC_Scope, 117, /*->27658*/ // 4 children in Scope
/*27541*/       OPC_RecordChild1, // #1 = $shift
/*27542*/       OPC_CheckType, MVT::i32,
/*27544*/       OPC_Scope, 27, /*->27573*/ // 4 children in Scope
/*27546*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27548*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*27551*/         OPC_EmitInteger, MVT::i32, 14, 
/*27554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*27573*/       /*Scope*/ 27, /*->27601*/
/*27574*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27576*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*27579*/         OPC_EmitInteger, MVT::i32, 14, 
/*27582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*27601*/       /*Scope*/ 27, /*->27629*/
/*27602*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27604*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*27607*/         OPC_EmitInteger, MVT::i32, 14, 
/*27610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*27629*/       /*Scope*/ 27, /*->27657*/
/*27630*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27632*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*27635*/         OPC_EmitInteger, MVT::i32, 14, 
/*27638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*27657*/       0, /*End of Scope*/
/*27658*/     /*Scope*/ 87, /*->27746*/
/*27659*/       OPC_MoveChild, 1,
/*27661*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27672*/       OPC_MoveParent,
/*27673*/       OPC_CheckType, MVT::i32,
/*27675*/       OPC_Scope, 22, /*->27699*/ // 3 children in Scope
/*27677*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27679*/         OPC_EmitInteger, MVT::i32, 14, 
/*27682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*27699*/       /*Scope*/ 22, /*->27722*/
/*27700*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27702*/         OPC_EmitInteger, MVT::i32, 14, 
/*27705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*27722*/       /*Scope*/ 22, /*->27745*/
/*27723*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27725*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27728*/         OPC_EmitInteger, MVT::i32, 14, 
/*27731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*27745*/       0, /*End of Scope*/
/*27746*/     /*Scope*/ 22|128,1/*150*/, /*->27898*/
/*27748*/       OPC_RecordChild1, // #1 = $imm
/*27749*/       OPC_Scope, 69, /*->27820*/ // 2 children in Scope
/*27751*/         OPC_MoveChild, 1,
/*27753*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27756*/         OPC_Scope, 30, /*->27788*/ // 2 children in Scope
/*27758*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*27760*/           OPC_MoveParent,
/*27761*/           OPC_CheckType, MVT::i32,
/*27763*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27765*/           OPC_EmitConvertToTarget, 1,
/*27767*/           OPC_EmitInteger, MVT::i32, 14, 
/*27770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*27788*/         /*Scope*/ 30, /*->27819*/
/*27789*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27791*/           OPC_MoveParent,
/*27792*/           OPC_CheckType, MVT::i32,
/*27794*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27796*/           OPC_EmitConvertToTarget, 1,
/*27798*/           OPC_EmitInteger, MVT::i32, 14, 
/*27801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27807*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*27819*/         0, /*End of Scope*/
/*27820*/       /*Scope*/ 76, /*->27897*/
/*27821*/         OPC_CheckType, MVT::i32,
/*27823*/         OPC_Scope, 23, /*->27848*/ // 3 children in Scope
/*27825*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27827*/           OPC_EmitInteger, MVT::i32, 14, 
/*27830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27848*/         /*Scope*/ 23, /*->27872*/
/*27849*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27851*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27854*/           OPC_EmitInteger, MVT::i32, 14, 
/*27857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*27872*/         /*Scope*/ 23, /*->27896*/
/*27873*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27875*/           OPC_EmitInteger, MVT::i32, 14, 
/*27878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27881*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27884*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27896*/         0, /*End of Scope*/
/*27897*/       0, /*End of Scope*/
/*27898*/     /*Scope*/ 108, /*->28007*/
/*27899*/       OPC_MoveChild, 1,
/*27901*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*27904*/       OPC_MoveChild, 0,
/*27906*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*27909*/       OPC_MoveChild, 0,
/*27911*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*27914*/       OPC_MoveParent,
/*27915*/       OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*27917*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->27962
/*27920*/         OPC_MoveParent,
/*27921*/         OPC_MoveParent,
/*27922*/         OPC_CheckType, MVT::v2i32,
/*27924*/         OPC_Scope, 18, /*->27944*/ // 2 children in Scope
/*27926*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*27928*/           OPC_EmitInteger, MVT::i32, 14, 
/*27931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27934*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*27944*/         /*Scope*/ 16, /*->27961*/
/*27945*/           OPC_EmitInteger, MVT::i32, 14, 
/*27948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*27961*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->28006
/*27964*/         OPC_MoveParent,
/*27965*/         OPC_MoveParent,
/*27966*/         OPC_CheckType, MVT::v4i32,
/*27968*/         OPC_Scope, 18, /*->27988*/ // 2 children in Scope
/*27970*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*27972*/           OPC_EmitInteger, MVT::i32, 14, 
/*27975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*27988*/         /*Scope*/ 16, /*->28005*/
/*27989*/           OPC_EmitInteger, MVT::i32, 14, 
/*27992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*28005*/         0, /*End of Scope*/
                0, // EndSwitchType
/*28007*/     0, /*End of Scope*/
/*28008*/   /*Scope*/ 110, /*->28119*/
/*28009*/     OPC_MoveChild, 0,
/*28011*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*28014*/     OPC_MoveChild, 0,
/*28016*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*28019*/     OPC_MoveChild, 0,
/*28021*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*28024*/     OPC_MoveParent,
/*28025*/     OPC_CheckPredicate, 19, // Predicate_NEONimmAllOnesV
/*28027*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->28073
/*28030*/       OPC_MoveParent,
/*28031*/       OPC_MoveParent,
/*28032*/       OPC_RecordChild1, // #0 = $Vm
/*28033*/       OPC_CheckType, MVT::v2i32,
/*28035*/       OPC_Scope, 18, /*->28055*/ // 2 children in Scope
/*28037*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*28039*/         OPC_EmitInteger, MVT::i32, 14, 
/*28042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*28055*/       /*Scope*/ 16, /*->28072*/
/*28056*/         OPC_EmitInteger, MVT::i32, 14, 
/*28059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*28072*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->28118
/*28075*/       OPC_MoveParent,
/*28076*/       OPC_MoveParent,
/*28077*/       OPC_RecordChild1, // #0 = $Vm
/*28078*/       OPC_CheckType, MVT::v4i32,
/*28080*/       OPC_Scope, 18, /*->28100*/ // 2 children in Scope
/*28082*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*28084*/         OPC_EmitInteger, MVT::i32, 14, 
/*28087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*28100*/       /*Scope*/ 16, /*->28117*/
/*28101*/         OPC_EmitInteger, MVT::i32, 14, 
/*28104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*28117*/       0, /*End of Scope*/
              0, // EndSwitchType
/*28119*/   /*Scope*/ 46, /*->28166*/
/*28120*/     OPC_RecordChild0, // #0 = $Vn
/*28121*/     OPC_RecordChild1, // #1 = $Vm
/*28122*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->28144
/*28125*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*28127*/       OPC_EmitInteger, MVT::i32, 14, 
/*28130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->28165
/*28146*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*28148*/       OPC_EmitInteger, MVT::i32, 14, 
/*28151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*28166*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,5/*704*/,  TARGET_VAL(ISD::ADDE),// ->28875
/*28171*/   OPC_CaptureGlueInput,
/*28172*/   OPC_RecordChild0, // #0 = $Rn
/*28173*/   OPC_RecordChild1, // #1 = $shift
/*28174*/   OPC_Scope, 62, /*->28238*/ // 8 children in Scope
/*28176*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28178*/     OPC_CheckType, MVT::i32,
/*28180*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28182*/     OPC_Scope, 26, /*->28210*/ // 2 children in Scope
/*28184*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*28187*/       OPC_EmitInteger, MVT::i32, 14, 
/*28190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (adde:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_adde_dead_carry>> - Complexity = 16
                // Dst: (ADCrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28210*/     /*Scope*/ 26, /*->28237*/
/*28211*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*28214*/       OPC_EmitInteger, MVT::i32, 14, 
/*28217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (adde:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 16
                // Dst: (ADCrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28237*/     0, /*End of Scope*/
/*28238*/   /*Scope*/ 38, /*->28277*/
/*28239*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28241*/     OPC_CheckType, MVT::i32,
/*28243*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28245*/     OPC_Scope, 14, /*->28261*/ // 2 children in Scope
/*28247*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*28250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (adde:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_adde_live_carry>> - Complexity = 16
                // Dst: (ADCSrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28261*/     /*Scope*/ 14, /*->28276*/
/*28262*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*28265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (adde:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 16
                // Dst: (ADCSrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28276*/     0, /*End of Scope*/
/*28277*/   /*Scope*/ 118, /*->28396*/
/*28278*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28280*/     OPC_CheckType, MVT::i32,
/*28282*/     OPC_Scope, 27, /*->28311*/ // 4 children in Scope
/*28284*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28286*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*28289*/       OPC_EmitInteger, MVT::i32, 14, 
/*28292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_adde_dead_carry>> - Complexity = 13
                // Dst: (ADCrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*28311*/     /*Scope*/ 27, /*->28339*/
/*28312*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28314*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*28317*/       OPC_EmitInteger, MVT::i32, 14, 
/*28320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_dead_carry>> - Complexity = 13
                // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*28339*/     /*Scope*/ 27, /*->28367*/
/*28340*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28342*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*28345*/       OPC_EmitInteger, MVT::i32, 14, 
/*28348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (adde:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 13
                // Dst: (ADCrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*28367*/     /*Scope*/ 27, /*->28395*/
/*28368*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28370*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*28373*/       OPC_EmitInteger, MVT::i32, 14, 
/*28376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 13
                // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*28395*/     0, /*End of Scope*/
/*28396*/   /*Scope*/ 70, /*->28467*/
/*28397*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28399*/     OPC_CheckType, MVT::i32,
/*28401*/     OPC_Scope, 15, /*->28418*/ // 4 children in Scope
/*28403*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28405*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*28408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (adde:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_adde_live_carry>> - Complexity = 13
                // Dst: (ADCSrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*28418*/     /*Scope*/ 15, /*->28434*/
/*28419*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28421*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*28424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_live_carry>> - Complexity = 13
                // Dst: (t2ADCSrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*28434*/     /*Scope*/ 15, /*->28450*/
/*28435*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28437*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*28440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (adde:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 13
                // Dst: (ADCSrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*28450*/     /*Scope*/ 15, /*->28466*/
/*28451*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28453*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*28456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 13
                // Dst: (t2ADCSrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*28466*/     0, /*End of Scope*/
/*28467*/   /*Scope*/ 37|128,2/*293*/, /*->28762*/
/*28469*/     OPC_MoveChild, 1,
/*28471*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28474*/     OPC_Scope, 57, /*->28533*/ // 9 children in Scope
/*28476*/       OPC_CheckPredicate, 56, // Predicate_imm0_255_not
/*28478*/       OPC_MoveParent,
/*28479*/       OPC_CheckType, MVT::i32,
/*28481*/       OPC_Scope, 30, /*->28513*/ // 2 children in Scope
/*28483*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28485*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28487*/         OPC_EmitConvertToTarget, 1,
/*28489*/         OPC_EmitNodeXForm, 11, 2, // imm_comp_XFORM
/*28492*/         OPC_EmitInteger, MVT::i32, 14, 
/*28495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 9
                  // Dst: (t2SBCri:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*28513*/       /*Scope*/ 18, /*->28532*/
/*28514*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28516*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28518*/         OPC_EmitConvertToTarget, 1,
/*28520*/         OPC_EmitNodeXForm, 11, 2, // imm_comp_XFORM
/*28523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                  // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 9
                  // Dst: (t2SBCSri:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*28532*/       0, /*End of Scope*/
/*28533*/     /*Scope*/ 32, /*->28566*/
/*28534*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*28536*/       OPC_MoveParent,
/*28537*/       OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28539*/       OPC_CheckType, MVT::i32,
/*28541*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28543*/       OPC_EmitConvertToTarget, 1,
/*28545*/       OPC_EmitInteger, MVT::i32, 14, 
/*28548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                // Dst: (ADCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*28566*/     /*Scope*/ 35, /*->28602*/
/*28567*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*28569*/       OPC_MoveParent,
/*28570*/       OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28572*/       OPC_CheckType, MVT::i32,
/*28574*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28576*/       OPC_EmitConvertToTarget, 1,
/*28578*/       OPC_EmitNodeXForm, 10, 2, // so_imm_not_XFORM
/*28581*/       OPC_EmitInteger, MVT::i32, 14, 
/*28584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                // Dst: (SBCri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*28602*/     /*Scope*/ 32, /*->28635*/
/*28603*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*28605*/       OPC_MoveParent,
/*28606*/       OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28608*/       OPC_CheckType, MVT::i32,
/*28610*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28612*/       OPC_EmitConvertToTarget, 1,
/*28614*/       OPC_EmitInteger, MVT::i32, 14, 
/*28617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                // Dst: (t2ADCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*28635*/     /*Scope*/ 35, /*->28671*/
/*28636*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*28638*/       OPC_MoveParent,
/*28639*/       OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28641*/       OPC_CheckType, MVT::i32,
/*28643*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28645*/       OPC_EmitConvertToTarget, 1,
/*28647*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*28650*/       OPC_EmitInteger, MVT::i32, 14, 
/*28653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                // Dst: (t2SBCri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*28671*/     /*Scope*/ 20, /*->28692*/
/*28672*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*28674*/       OPC_MoveParent,
/*28675*/       OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28677*/       OPC_CheckType, MVT::i32,
/*28679*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28681*/       OPC_EmitConvertToTarget, 1,
/*28683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                // Dst: (ADCSri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*28692*/     /*Scope*/ 23, /*->28716*/
/*28693*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*28695*/       OPC_MoveParent,
/*28696*/       OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28698*/       OPC_CheckType, MVT::i32,
/*28700*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28702*/       OPC_EmitConvertToTarget, 1,
/*28704*/       OPC_EmitNodeXForm, 10, 2, // so_imm_not_XFORM
/*28707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                // Dst: (SBCSri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*28716*/     /*Scope*/ 20, /*->28737*/
/*28717*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*28719*/       OPC_MoveParent,
/*28720*/       OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28722*/       OPC_CheckType, MVT::i32,
/*28724*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28726*/       OPC_EmitConvertToTarget, 1,
/*28728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                // Dst: (t2ADCSri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*28737*/     /*Scope*/ 23, /*->28761*/
/*28738*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*28740*/       OPC_MoveParent,
/*28741*/       OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28743*/       OPC_CheckType, MVT::i32,
/*28745*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28747*/       OPC_EmitConvertToTarget, 1,
/*28749*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_not_XFORM
/*28752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                // Dst: (t2SBCSri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*28761*/     0, /*End of Scope*/
/*28762*/   /*Scope*/ 54, /*->28817*/
/*28763*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*28765*/     OPC_CheckType, MVT::i32,
/*28767*/     OPC_Scope, 23, /*->28792*/ // 2 children in Scope
/*28769*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28771*/       OPC_EmitInteger, MVT::i32, 14, 
/*28774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
                // Dst: (ADCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*28792*/     /*Scope*/ 23, /*->28816*/
/*28793*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28795*/       OPC_EmitInteger, MVT::i32, 14, 
/*28798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
                // Dst: (t2ADCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28816*/     0, /*End of Scope*/
/*28817*/   /*Scope*/ 30, /*->28848*/
/*28818*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*28820*/     OPC_CheckType, MVT::i32,
/*28822*/     OPC_Scope, 11, /*->28835*/ // 2 children in Scope
/*28824*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
                // Dst: (ADCSrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*28835*/     /*Scope*/ 11, /*->28847*/
/*28836*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
                // Dst: (t2ADCSrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28847*/     0, /*End of Scope*/
/*28848*/   /*Scope*/ 25, /*->28874*/
/*28849*/     OPC_CheckType, MVT::i32,
/*28851*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28853*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28856*/     OPC_EmitInteger, MVT::i32, 14, 
/*28859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28874*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58|128,4/*570*/,  TARGET_VAL(ISD::SUBE),// ->29449
/*28879*/   OPC_CaptureGlueInput,
/*28880*/   OPC_RecordChild0, // #0 = $Rn
/*28881*/   OPC_Scope, 36|128,2/*292*/, /*->29176*/ // 5 children in Scope
/*28884*/     OPC_RecordChild1, // #1 = $shift
/*28885*/     OPC_Scope, 62, /*->28949*/ // 7 children in Scope
/*28887*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*28889*/       OPC_CheckType, MVT::i32,
/*28891*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28893*/       OPC_Scope, 26, /*->28921*/ // 2 children in Scope
/*28895*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*28898*/         OPC_EmitInteger, MVT::i32, 14, 
/*28901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sube:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                  // Dst: (SBCrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28921*/       /*Scope*/ 26, /*->28948*/
/*28922*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*28925*/         OPC_EmitInteger, MVT::i32, 14, 
/*28928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sube:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                  // Dst: (RSCrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28948*/       0, /*End of Scope*/
/*28949*/     /*Scope*/ 20, /*->28970*/
/*28950*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*28952*/       OPC_CheckType, MVT::i32,
/*28954*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28956*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*28959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_sube_live_carry>> - Complexity = 16
                // Dst: (SBCSrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28970*/     /*Scope*/ 106, /*->29077*/
/*28971*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*28973*/       OPC_CheckType, MVT::i32,
/*28975*/       OPC_Scope, 71, /*->29048*/ // 2 children in Scope
/*28977*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28979*/         OPC_Scope, 14, /*->28995*/ // 3 children in Scope
/*28981*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*28984*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSrsr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (sube:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCSrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*28995*/         /*Scope*/ 25, /*->29021*/
/*28996*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*28999*/           OPC_EmitInteger, MVT::i32, 14, 
/*29002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sube:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                    // Dst: (SBCrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29021*/         /*Scope*/ 25, /*->29047*/
/*29022*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*29025*/           OPC_EmitInteger, MVT::i32, 14, 
/*29028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29034*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sube:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                    // Dst: (RSCrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29047*/         0, /*End of Scope*/
/*29048*/       /*Scope*/ 27, /*->29076*/
/*29049*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29051*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*29054*/         OPC_EmitInteger, MVT::i32, 14, 
/*29057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                  // Dst: (t2SBCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*29076*/       0, /*End of Scope*/
/*29077*/     /*Scope*/ 19, /*->29097*/
/*29078*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*29080*/       OPC_CheckType, MVT::i32,
/*29082*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29084*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*29087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (SBCSrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29097*/     /*Scope*/ 19, /*->29117*/
/*29098*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*29100*/       OPC_CheckType, MVT::i32,
/*29102*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29104*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*29107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSrsi), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (sube:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                // Dst: (RSCSrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29117*/     /*Scope*/ 19, /*->29137*/
/*29118*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*29120*/       OPC_CheckType, MVT::i32,
/*29122*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29124*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*29127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (t2SBCSrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*29137*/     /*Scope*/ 37, /*->29175*/
/*29138*/       OPC_MoveChild, 1,
/*29140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29143*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*29145*/       OPC_MoveParent,
/*29146*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*29148*/       OPC_CheckType, MVT::i32,
/*29150*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29152*/       OPC_EmitConvertToTarget, 1,
/*29154*/       OPC_EmitInteger, MVT::i32, 14, 
/*29157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (SBCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*29175*/     0, /*End of Scope*/
/*29176*/   /*Scope*/ 38, /*->29215*/
/*29177*/     OPC_MoveChild, 0,
/*29179*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29182*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*29184*/     OPC_MoveParent,
/*29185*/     OPC_RecordChild1, // #1 = $Rn
/*29186*/     OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*29188*/     OPC_CheckType, MVT::i32,
/*29190*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29192*/     OPC_EmitConvertToTarget, 0,
/*29194*/     OPC_EmitInteger, MVT::i32, 14, 
/*29197*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
              // Dst: (RSCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*29215*/   /*Scope*/ 62, /*->29278*/
/*29216*/     OPC_RecordChild1, // #1 = $imm
/*29217*/     OPC_MoveChild, 1,
/*29219*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29222*/     OPC_Scope, 32, /*->29256*/ // 2 children in Scope
/*29224*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*29226*/       OPC_MoveParent,
/*29227*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*29229*/       OPC_CheckType, MVT::i32,
/*29231*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29233*/       OPC_EmitConvertToTarget, 1,
/*29235*/       OPC_EmitInteger, MVT::i32, 14, 
/*29238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (t2SBCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*29256*/     /*Scope*/ 20, /*->29277*/
/*29257*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*29259*/       OPC_MoveParent,
/*29260*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*29262*/       OPC_CheckType, MVT::i32,
/*29264*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29266*/       OPC_EmitConvertToTarget, 1,
/*29268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                // Dst: (SBCSri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*29277*/     0, /*End of Scope*/
/*29278*/   /*Scope*/ 26, /*->29305*/
/*29279*/     OPC_MoveChild, 0,
/*29281*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29284*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*29286*/     OPC_MoveParent,
/*29287*/     OPC_RecordChild1, // #1 = $Rn
/*29288*/     OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*29290*/     OPC_CheckType, MVT::i32,
/*29292*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29294*/     OPC_EmitConvertToTarget, 0,
/*29296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
              // Dst: (RSCSri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*29305*/   /*Scope*/ 13|128,1/*141*/, /*->29448*/
/*29307*/     OPC_RecordChild1, // #1 = $imm
/*29308*/     OPC_Scope, 25, /*->29335*/ // 4 children in Scope
/*29310*/       OPC_MoveChild, 1,
/*29312*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29315*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*29317*/       OPC_MoveParent,
/*29318*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*29320*/       OPC_CheckType, MVT::i32,
/*29322*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29324*/       OPC_EmitConvertToTarget, 1,
/*29326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                // Dst: (t2SBCSri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*29335*/     /*Scope*/ 54, /*->29390*/
/*29336*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*29338*/       OPC_CheckType, MVT::i32,
/*29340*/       OPC_Scope, 23, /*->29365*/ // 2 children in Scope
/*29342*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29344*/         OPC_EmitInteger, MVT::i32, 14, 
/*29347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                  // Dst: (SBCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*29365*/       /*Scope*/ 23, /*->29389*/
/*29366*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29368*/         OPC_EmitInteger, MVT::i32, 14, 
/*29371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                  // Dst: (t2SBCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*29389*/       0, /*End of Scope*/
/*29390*/     /*Scope*/ 30, /*->29421*/
/*29391*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*29393*/       OPC_CheckType, MVT::i32,
/*29395*/       OPC_Scope, 11, /*->29408*/ // 2 children in Scope
/*29397*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                  // Dst: (SBCSrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*29408*/       /*Scope*/ 11, /*->29420*/
/*29409*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                  // Dst: (t2SBCSrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*29420*/       0, /*End of Scope*/
/*29421*/     /*Scope*/ 25, /*->29447*/
/*29422*/       OPC_CheckType, MVT::i32,
/*29424*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29426*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29429*/       OPC_EmitInteger, MVT::i32, 14, 
/*29432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*29447*/     0, /*End of Scope*/
/*29448*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39|128,2/*295*/,  TARGET_VAL(ISD::ROTR),// ->29748
/*29453*/   OPC_Scope, 34, /*->29489*/ // 6 children in Scope
/*29455*/     OPC_MoveChild, 0,
/*29457*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*29460*/     OPC_RecordChild0, // #0 = $Rm
/*29461*/     OPC_MoveParent,
/*29462*/     OPC_MoveChild, 1,
/*29464*/     OPC_CheckInteger, 16, 
/*29466*/     OPC_CheckType, MVT::i32,
/*29468*/     OPC_MoveParent,
/*29469*/     OPC_CheckType, MVT::i32,
/*29471*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*29473*/     OPC_EmitInteger, MVT::i32, 14, 
/*29476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*29489*/   /*Scope*/ 30, /*->29520*/
/*29490*/     OPC_RecordNode, // #0 = $src
/*29491*/     OPC_CheckType, MVT::i32,
/*29493*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29495*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*29498*/     OPC_EmitInteger, MVT::i32, 14, 
/*29501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*29520*/   /*Scope*/ 56, /*->29577*/
/*29521*/     OPC_MoveChild, 0,
/*29523*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*29526*/     OPC_RecordChild0, // #0 = $Rm
/*29527*/     OPC_MoveParent,
/*29528*/     OPC_MoveChild, 1,
/*29530*/     OPC_CheckInteger, 16, 
/*29532*/     OPC_CheckType, MVT::i32,
/*29534*/     OPC_MoveParent,
/*29535*/     OPC_CheckType, MVT::i32,
/*29537*/     OPC_Scope, 18, /*->29557*/ // 2 children in Scope
/*29539*/       OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29541*/       OPC_EmitInteger, MVT::i32, 14, 
/*29544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*29557*/     /*Scope*/ 18, /*->29576*/
/*29558*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29560*/       OPC_EmitInteger, MVT::i32, 14, 
/*29563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*29576*/     0, /*End of Scope*/
/*29577*/   /*Scope*/ 41, /*->29619*/
/*29578*/     OPC_RecordChild0, // #0 = $lhs
/*29579*/     OPC_MoveChild, 1,
/*29581*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*29584*/     OPC_RecordChild0, // #1 = $rhs
/*29585*/     OPC_MoveChild, 1,
/*29587*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29590*/     OPC_CheckPredicate, 59, // Predicate_lo5AllOne
/*29592*/     OPC_MoveParent,
/*29593*/     OPC_CheckType, MVT::i32,
/*29595*/     OPC_MoveParent,
/*29596*/     OPC_CheckType, MVT::i32,
/*29598*/     OPC_EmitInteger, MVT::i32, 14, 
/*29601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29604*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29607*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*29619*/   /*Scope*/ 29, /*->29649*/
/*29620*/     OPC_RecordNode, // #0 = $src
/*29621*/     OPC_CheckType, MVT::i32,
/*29623*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29625*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*29628*/     OPC_EmitInteger, MVT::i32, 14, 
/*29631*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*29649*/   /*Scope*/ 97, /*->29747*/
/*29650*/     OPC_RecordChild0, // #0 = $Rm
/*29651*/     OPC_RecordChild1, // #1 = $imm
/*29652*/     OPC_Scope, 37, /*->29691*/ // 2 children in Scope
/*29654*/       OPC_MoveChild, 1,
/*29656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29659*/       OPC_CheckPredicate, 60, // Predicate_imm1_31
/*29661*/       OPC_CheckType, MVT::i32,
/*29663*/       OPC_MoveParent,
/*29664*/       OPC_CheckType, MVT::i32,
/*29666*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29668*/       OPC_EmitConvertToTarget, 1,
/*29670*/       OPC_EmitInteger, MVT::i32, 14, 
/*29673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*29691*/     /*Scope*/ 54, /*->29746*/
/*29692*/       OPC_CheckChild1Type, MVT::i32,
/*29694*/       OPC_CheckType, MVT::i32,
/*29696*/       OPC_Scope, 23, /*->29721*/ // 2 children in Scope
/*29698*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29700*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29703*/         OPC_EmitInteger, MVT::i32, 14, 
/*29706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*29721*/       /*Scope*/ 23, /*->29745*/
/*29722*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29724*/         OPC_EmitInteger, MVT::i32, 14, 
/*29727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*29745*/       0, /*End of Scope*/
/*29746*/     0, /*End of Scope*/
/*29747*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->29870
/*29751*/   OPC_Scope, 67, /*->29820*/ // 2 children in Scope
/*29753*/     OPC_MoveChild, 0,
/*29755*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*29758*/     OPC_RecordMemRef,
/*29759*/     OPC_RecordNode, // #0 = 'ld' chained node
/*29760*/     OPC_CheckFoldableChainNode,
/*29761*/     OPC_MoveChild, 1,
/*29763*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*29766*/     OPC_RecordChild0, // #1 = $addr
/*29767*/     OPC_MoveChild, 0,
/*29769*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29772*/     OPC_MoveParent,
/*29773*/     OPC_MoveParent,
/*29774*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*29776*/     OPC_CheckPredicate, 24, // Predicate_load
/*29778*/     OPC_MoveParent,
/*29779*/     OPC_RecordChild1, // #2 = $cp
/*29780*/     OPC_MoveChild, 1,
/*29782*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29785*/     OPC_MoveParent,
/*29786*/     OPC_CheckType, MVT::i32,
/*29788*/     OPC_Scope, 14, /*->29804*/ // 2 children in Scope
/*29790*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29792*/       OPC_EmitMergeInputChains1_0,
/*29793*/       OPC_EmitConvertToTarget, 2,
/*29795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*29804*/     /*Scope*/ 14, /*->29819*/
/*29805*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29807*/       OPC_EmitMergeInputChains1_0,
/*29808*/       OPC_EmitConvertToTarget, 2,
/*29810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*29819*/     0, /*End of Scope*/
/*29820*/   /*Scope*/ 48, /*->29869*/
/*29821*/     OPC_RecordChild0, // #0 = $a
/*29822*/     OPC_RecordChild1, // #1 = $cp
/*29823*/     OPC_MoveChild, 1,
/*29825*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29828*/     OPC_MoveParent,
/*29829*/     OPC_CheckType, MVT::i32,
/*29831*/     OPC_Scope, 21, /*->29854*/ // 2 children in Scope
/*29833*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29835*/       OPC_EmitConvertToTarget, 1,
/*29837*/       OPC_EmitInteger, MVT::i32, 14, 
/*29840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*29854*/     /*Scope*/ 13, /*->29868*/
/*29855*/       OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*29857*/       OPC_EmitConvertToTarget, 1,
/*29859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*29868*/     0, /*End of Scope*/
/*29869*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34|128,19/*2466*/,  TARGET_VAL(ISD::SUB),// ->32340
/*29874*/   OPC_Scope, 46|128,1/*174*/, /*->30051*/ // 7 children in Scope
/*29877*/     OPC_RecordChild0, // #0 = $Rn
/*29878*/     OPC_RecordChild1, // #1 = $shift
/*29879*/     OPC_CheckType, MVT::i32,
/*29881*/     OPC_Scope, 110, /*->29993*/ // 2 children in Scope
/*29883*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*29885*/       OPC_Scope, 26, /*->29913*/ // 4 children in Scope
/*29887*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*29890*/         OPC_EmitInteger, MVT::i32, 14, 
/*29893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*29913*/       /*Scope*/ 26, /*->29940*/
/*29914*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*29917*/         OPC_EmitInteger, MVT::i32, 14, 
/*29920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*29940*/       /*Scope*/ 25, /*->29966*/
/*29941*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*29944*/         OPC_EmitInteger, MVT::i32, 14, 
/*29947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29966*/       /*Scope*/ 25, /*->29992*/
/*29967*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*29970*/         OPC_EmitInteger, MVT::i32, 14, 
/*29973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*29992*/       0, /*End of Scope*/
/*29993*/     /*Scope*/ 56, /*->30050*/
/*29994*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29996*/       OPC_Scope, 25, /*->30023*/ // 2 children in Scope
/*29998*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30001*/         OPC_EmitInteger, MVT::i32, 14, 
/*30004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30023*/       /*Scope*/ 25, /*->30049*/
/*30024*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30027*/         OPC_EmitInteger, MVT::i32, 14, 
/*30030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30049*/       0, /*End of Scope*/
/*30050*/     0, /*End of Scope*/
/*30051*/   /*Scope*/ 30, /*->30082*/
/*30052*/     OPC_MoveChild, 0,
/*30054*/     OPC_CheckInteger, 0, 
/*30056*/     OPC_MoveParent,
/*30057*/     OPC_RecordChild1, // #0 = $Rn
/*30058*/     OPC_CheckType, MVT::i32,
/*30060*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30062*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30065*/     OPC_EmitInteger, MVT::i32, 14, 
/*30068*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30071*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*30082*/   /*Scope*/ 112|128,2/*368*/, /*->30452*/
/*30084*/     OPC_RecordChild0, // #0 = $Rn
/*30085*/     OPC_Scope, 36, /*->30123*/ // 6 children in Scope
/*30087*/       OPC_RecordChild1, // #1 = $imm
/*30088*/       OPC_MoveChild, 1,
/*30090*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30093*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*30095*/       OPC_MoveParent,
/*30096*/       OPC_CheckType, MVT::i32,
/*30098*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30100*/       OPC_EmitConvertToTarget, 1,
/*30102*/       OPC_EmitInteger, MVT::i32, 14, 
/*30105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30123*/     /*Scope*/ 36, /*->30160*/
/*30124*/       OPC_MoveChild, 0,
/*30126*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30129*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*30131*/       OPC_MoveParent,
/*30132*/       OPC_RecordChild1, // #1 = $Rn
/*30133*/       OPC_CheckType, MVT::i32,
/*30135*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30137*/       OPC_EmitConvertToTarget, 0,
/*30139*/       OPC_EmitInteger, MVT::i32, 14, 
/*30142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30160*/     /*Scope*/ 66, /*->30227*/
/*30161*/       OPC_RecordChild1, // #1 = $imm
/*30162*/       OPC_MoveChild, 1,
/*30164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30167*/       OPC_Scope, 30, /*->30199*/ // 2 children in Scope
/*30169*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*30171*/         OPC_MoveParent,
/*30172*/         OPC_CheckType, MVT::i32,
/*30174*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30176*/         OPC_EmitConvertToTarget, 1,
/*30178*/         OPC_EmitInteger, MVT::i32, 14, 
/*30181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30199*/       /*Scope*/ 26, /*->30226*/
/*30200*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*30202*/         OPC_MoveParent,
/*30203*/         OPC_CheckType, MVT::i32,
/*30205*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30207*/         OPC_EmitConvertToTarget, 1,
/*30209*/         OPC_EmitInteger, MVT::i32, 14, 
/*30212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*30226*/       0, /*End of Scope*/
/*30227*/     /*Scope*/ 36, /*->30264*/
/*30228*/       OPC_MoveChild, 0,
/*30230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30233*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*30235*/       OPC_MoveParent,
/*30236*/       OPC_RecordChild1, // #1 = $Rn
/*30237*/       OPC_CheckType, MVT::i32,
/*30239*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30241*/       OPC_EmitConvertToTarget, 0,
/*30243*/       OPC_EmitInteger, MVT::i32, 14, 
/*30246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*30264*/     /*Scope*/ 108, /*->30373*/
/*30265*/       OPC_MoveChild, 1,
/*30267*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->30320
/*30271*/         OPC_RecordChild0, // #1 = $Rn
/*30272*/         OPC_RecordChild1, // #2 = $Rm
/*30273*/         OPC_MoveParent,
/*30274*/         OPC_CheckType, MVT::i32,
/*30276*/         OPC_Scope, 20, /*->30298*/ // 2 children in Scope
/*30278*/           OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*30280*/           OPC_EmitInteger, MVT::i32, 14, 
/*30283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30286*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*30298*/         /*Scope*/ 20, /*->30319*/
/*30299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30301*/           OPC_EmitInteger, MVT::i32, 14, 
/*30304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30307*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*30319*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->30372
/*30323*/         OPC_RecordChild0, // #1 = $Rn
/*30324*/         OPC_RecordChild1, // #2 = $Rm
/*30325*/         OPC_MoveParent,
/*30326*/         OPC_CheckType, MVT::i32,
/*30328*/         OPC_Scope, 20, /*->30350*/ // 2 children in Scope
/*30330*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*30332*/           OPC_EmitInteger, MVT::i32, 14, 
/*30335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30338*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*30350*/         /*Scope*/ 20, /*->30371*/
/*30351*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*30353*/           OPC_EmitInteger, MVT::i32, 14, 
/*30356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30359*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*30371*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*30373*/     /*Scope*/ 77, /*->30451*/
/*30374*/       OPC_RecordChild1, // #1 = $Rm
/*30375*/       OPC_CheckType, MVT::i32,
/*30377*/       OPC_Scope, 23, /*->30402*/ // 3 children in Scope
/*30379*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*30381*/         OPC_EmitInteger, MVT::i32, 14, 
/*30384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*30402*/       /*Scope*/ 23, /*->30426*/
/*30403*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30405*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30408*/         OPC_EmitInteger, MVT::i32, 14, 
/*30411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*30426*/       /*Scope*/ 23, /*->30450*/
/*30427*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30429*/         OPC_EmitInteger, MVT::i32, 14, 
/*30432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*30450*/       0, /*End of Scope*/
/*30451*/     0, /*End of Scope*/
/*30452*/   /*Scope*/ 66|128,1/*194*/, /*->30648*/
/*30454*/     OPC_MoveChild, 0,
/*30456*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*30459*/     OPC_MoveChild, 0,
/*30461*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*30464*/     OPC_MoveChild, 0,
/*30466*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*30469*/     OPC_MoveParent,
/*30470*/     OPC_CheckPredicate, 61, // Predicate_NEONimmAllZerosV
/*30472*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->30560
/*30475*/       OPC_MoveParent,
/*30476*/       OPC_MoveParent,
/*30477*/       OPC_RecordChild1, // #0 = $Vm
/*30478*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->30519
/*30481*/         OPC_Scope, 18, /*->30501*/ // 2 children in Scope
/*30483*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30485*/           OPC_EmitInteger, MVT::i32, 14, 
/*30488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30491*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*30501*/         /*Scope*/ 16, /*->30518*/
/*30502*/           OPC_EmitInteger, MVT::i32, 14, 
/*30505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30508*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*30518*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->30559
/*30521*/         OPC_Scope, 18, /*->30541*/ // 2 children in Scope
/*30523*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30525*/           OPC_EmitInteger, MVT::i32, 14, 
/*30528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30531*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*30541*/         /*Scope*/ 16, /*->30558*/
/*30542*/           OPC_EmitInteger, MVT::i32, 14, 
/*30545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30548*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*30558*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->30647
/*30562*/       OPC_MoveParent,
/*30563*/       OPC_MoveParent,
/*30564*/       OPC_RecordChild1, // #0 = $Vm
/*30565*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->30606
/*30568*/         OPC_Scope, 18, /*->30588*/ // 2 children in Scope
/*30570*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30572*/           OPC_EmitInteger, MVT::i32, 14, 
/*30575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*30588*/         /*Scope*/ 16, /*->30605*/
/*30589*/           OPC_EmitInteger, MVT::i32, 14, 
/*30592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*30605*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->30646
/*30608*/         OPC_Scope, 18, /*->30628*/ // 2 children in Scope
/*30610*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30612*/           OPC_EmitInteger, MVT::i32, 14, 
/*30615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*30628*/         /*Scope*/ 16, /*->30645*/
/*30629*/           OPC_EmitInteger, MVT::i32, 14, 
/*30632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30635*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*30645*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*30648*/   /*Scope*/ 71|128,5/*711*/, /*->31361*/
/*30650*/     OPC_RecordChild0, // #0 = $src1
/*30651*/     OPC_MoveChild, 1,
/*30653*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->31168
/*30658*/       OPC_Scope, 9|128,1/*137*/, /*->30798*/ // 4 children in Scope
/*30661*/         OPC_RecordChild0, // #1 = $Vn
/*30662*/         OPC_MoveChild, 1,
/*30664*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30667*/         OPC_RecordChild0, // #2 = $Vm
/*30668*/         OPC_Scope, 63, /*->30733*/ // 2 children in Scope
/*30670*/           OPC_CheckChild0Type, MVT::v4i16,
/*30672*/           OPC_RecordChild1, // #3 = $lane
/*30673*/           OPC_MoveChild, 1,
/*30675*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30678*/           OPC_MoveParent,
/*30679*/           OPC_MoveParent,
/*30680*/           OPC_MoveParent,
/*30681*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->30707
/*30684*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30686*/             OPC_EmitConvertToTarget, 3,
/*30688*/             OPC_EmitInteger, MVT::i32, 14, 
/*30691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->30732
/*30709*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30711*/             OPC_EmitConvertToTarget, 3,
/*30713*/             OPC_EmitInteger, MVT::i32, 14, 
/*30716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30719*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30733*/         /*Scope*/ 63, /*->30797*/
/*30734*/           OPC_CheckChild0Type, MVT::v2i32,
/*30736*/           OPC_RecordChild1, // #3 = $lane
/*30737*/           OPC_MoveChild, 1,
/*30739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30742*/           OPC_MoveParent,
/*30743*/           OPC_MoveParent,
/*30744*/           OPC_MoveParent,
/*30745*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->30771
/*30748*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30750*/             OPC_EmitConvertToTarget, 3,
/*30752*/             OPC_EmitInteger, MVT::i32, 14, 
/*30755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30758*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->30796
/*30773*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30775*/             OPC_EmitConvertToTarget, 3,
/*30777*/             OPC_EmitInteger, MVT::i32, 14, 
/*30780*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30783*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30797*/         0, /*End of Scope*/
/*30798*/       /*Scope*/ 10|128,1/*138*/, /*->30938*/
/*30800*/         OPC_MoveChild, 0,
/*30802*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30805*/         OPC_RecordChild0, // #1 = $Vm
/*30806*/         OPC_Scope, 64, /*->30872*/ // 2 children in Scope
/*30808*/           OPC_CheckChild0Type, MVT::v4i16,
/*30810*/           OPC_RecordChild1, // #2 = $lane
/*30811*/           OPC_MoveChild, 1,
/*30813*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30816*/           OPC_MoveParent,
/*30817*/           OPC_MoveParent,
/*30818*/           OPC_RecordChild1, // #3 = $Vn
/*30819*/           OPC_MoveParent,
/*30820*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->30846
/*30823*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30825*/             OPC_EmitConvertToTarget, 2,
/*30827*/             OPC_EmitInteger, MVT::i32, 14, 
/*30830*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30833*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->30871
/*30848*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30850*/             OPC_EmitConvertToTarget, 2,
/*30852*/             OPC_EmitInteger, MVT::i32, 14, 
/*30855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30872*/         /*Scope*/ 64, /*->30937*/
/*30873*/           OPC_CheckChild0Type, MVT::v2i32,
/*30875*/           OPC_RecordChild1, // #2 = $lane
/*30876*/           OPC_MoveChild, 1,
/*30878*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30881*/           OPC_MoveParent,
/*30882*/           OPC_MoveParent,
/*30883*/           OPC_RecordChild1, // #3 = $Vn
/*30884*/           OPC_MoveParent,
/*30885*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->30911
/*30888*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30890*/             OPC_EmitConvertToTarget, 2,
/*30892*/             OPC_EmitInteger, MVT::i32, 14, 
/*30895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30898*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->30936
/*30913*/             OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*30915*/             OPC_EmitConvertToTarget, 2,
/*30917*/             OPC_EmitInteger, MVT::i32, 14, 
/*30920*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30923*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*30937*/         0, /*End of Scope*/
/*30938*/       /*Scope*/ 113, /*->31052*/
/*30939*/         OPC_RecordChild0, // #1 = $src2
/*30940*/         OPC_MoveChild, 1,
/*30942*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30945*/         OPC_RecordChild0, // #2 = $src3
/*30946*/         OPC_Scope, 51, /*->30999*/ // 2 children in Scope
/*30948*/           OPC_CheckChild0Type, MVT::v8i16,
/*30950*/           OPC_RecordChild1, // #3 = $lane
/*30951*/           OPC_MoveChild, 1,
/*30953*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30956*/           OPC_MoveParent,
/*30957*/           OPC_MoveParent,
/*30958*/           OPC_MoveParent,
/*30959*/           OPC_CheckType, MVT::v8i16,
/*30961*/           OPC_EmitConvertToTarget, 3,
/*30963*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*30966*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*30975*/           OPC_EmitConvertToTarget, 3,
/*30977*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*30980*/           OPC_EmitInteger, MVT::i32, 14, 
/*30983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30986*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*30999*/         /*Scope*/ 51, /*->31051*/
/*31000*/           OPC_CheckChild0Type, MVT::v4i32,
/*31002*/           OPC_RecordChild1, // #3 = $lane
/*31003*/           OPC_MoveChild, 1,
/*31005*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31008*/           OPC_MoveParent,
/*31009*/           OPC_MoveParent,
/*31010*/           OPC_MoveParent,
/*31011*/           OPC_CheckType, MVT::v4i32,
/*31013*/           OPC_EmitConvertToTarget, 3,
/*31015*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*31018*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*31027*/           OPC_EmitConvertToTarget, 3,
/*31029*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*31032*/           OPC_EmitInteger, MVT::i32, 14, 
/*31035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*31051*/         0, /*End of Scope*/
/*31052*/       /*Scope*/ 114, /*->31167*/
/*31053*/         OPC_MoveChild, 0,
/*31055*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*31058*/         OPC_RecordChild0, // #1 = $src3
/*31059*/         OPC_Scope, 52, /*->31113*/ // 2 children in Scope
/*31061*/           OPC_CheckChild0Type, MVT::v8i16,
/*31063*/           OPC_RecordChild1, // #2 = $lane
/*31064*/           OPC_MoveChild, 1,
/*31066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31069*/           OPC_MoveParent,
/*31070*/           OPC_MoveParent,
/*31071*/           OPC_RecordChild1, // #3 = $src2
/*31072*/           OPC_MoveParent,
/*31073*/           OPC_CheckType, MVT::v8i16,
/*31075*/           OPC_EmitConvertToTarget, 2,
/*31077*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*31080*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*31089*/           OPC_EmitConvertToTarget, 2,
/*31091*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*31094*/           OPC_EmitInteger, MVT::i32, 14, 
/*31097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*31113*/         /*Scope*/ 52, /*->31166*/
/*31114*/           OPC_CheckChild0Type, MVT::v4i32,
/*31116*/           OPC_RecordChild1, // #2 = $lane
/*31117*/           OPC_MoveChild, 1,
/*31119*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31122*/           OPC_MoveParent,
/*31123*/           OPC_MoveParent,
/*31124*/           OPC_RecordChild1, // #3 = $src2
/*31125*/           OPC_MoveParent,
/*31126*/           OPC_CheckType, MVT::v4i32,
/*31128*/           OPC_EmitConvertToTarget, 2,
/*31130*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*31133*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*31142*/           OPC_EmitConvertToTarget, 2,
/*31144*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*31147*/           OPC_EmitInteger, MVT::i32, 14, 
/*31150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*31166*/         0, /*End of Scope*/
/*31167*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->31264
/*31171*/       OPC_RecordChild0, // #1 = $Vn
/*31172*/       OPC_Scope, 44, /*->31218*/ // 2 children in Scope
/*31174*/         OPC_CheckChild0Type, MVT::v4i16,
/*31176*/         OPC_MoveChild, 1,
/*31178*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*31181*/         OPC_RecordChild0, // #2 = $Vm
/*31182*/         OPC_CheckChild0Type, MVT::v4i16,
/*31184*/         OPC_RecordChild1, // #3 = $lane
/*31185*/         OPC_MoveChild, 1,
/*31187*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31190*/         OPC_MoveParent,
/*31191*/         OPC_MoveParent,
/*31192*/         OPC_MoveParent,
/*31193*/         OPC_CheckType, MVT::v4i32,
/*31195*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31197*/         OPC_EmitConvertToTarget, 3,
/*31199*/         OPC_EmitInteger, MVT::i32, 14, 
/*31202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*31218*/       /*Scope*/ 44, /*->31263*/
/*31219*/         OPC_CheckChild0Type, MVT::v2i32,
/*31221*/         OPC_MoveChild, 1,
/*31223*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*31226*/         OPC_RecordChild0, // #2 = $Vm
/*31227*/         OPC_CheckChild0Type, MVT::v2i32,
/*31229*/         OPC_RecordChild1, // #3 = $lane
/*31230*/         OPC_MoveChild, 1,
/*31232*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31235*/         OPC_MoveParent,
/*31236*/         OPC_MoveParent,
/*31237*/         OPC_MoveParent,
/*31238*/         OPC_CheckType, MVT::v2i64,
/*31240*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31242*/         OPC_EmitConvertToTarget, 3,
/*31244*/         OPC_EmitInteger, MVT::i32, 14, 
/*31247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*31263*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->31360
/*31267*/       OPC_RecordChild0, // #1 = $Vn
/*31268*/       OPC_Scope, 44, /*->31314*/ // 2 children in Scope
/*31270*/         OPC_CheckChild0Type, MVT::v4i16,
/*31272*/         OPC_MoveChild, 1,
/*31274*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*31277*/         OPC_RecordChild0, // #2 = $Vm
/*31278*/         OPC_CheckChild0Type, MVT::v4i16,
/*31280*/         OPC_RecordChild1, // #3 = $lane
/*31281*/         OPC_MoveChild, 1,
/*31283*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31286*/         OPC_MoveParent,
/*31287*/         OPC_MoveParent,
/*31288*/         OPC_MoveParent,
/*31289*/         OPC_CheckType, MVT::v4i32,
/*31291*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31293*/         OPC_EmitConvertToTarget, 3,
/*31295*/         OPC_EmitInteger, MVT::i32, 14, 
/*31298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31301*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*31314*/       /*Scope*/ 44, /*->31359*/
/*31315*/         OPC_CheckChild0Type, MVT::v2i32,
/*31317*/         OPC_MoveChild, 1,
/*31319*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*31322*/         OPC_RecordChild0, // #2 = $Vm
/*31323*/         OPC_CheckChild0Type, MVT::v2i32,
/*31325*/         OPC_RecordChild1, // #3 = $lane
/*31326*/         OPC_MoveChild, 1,
/*31328*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31331*/         OPC_MoveParent,
/*31332*/         OPC_MoveParent,
/*31333*/         OPC_MoveParent,
/*31334*/         OPC_CheckType, MVT::v2i64,
/*31336*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31338*/         OPC_EmitConvertToTarget, 3,
/*31340*/         OPC_EmitInteger, MVT::i32, 14, 
/*31343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*31359*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31361*/   /*Scope*/ 59|128,2/*315*/, /*->31678*/
/*31363*/     OPC_MoveChild, 0,
/*31365*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->31461
/*31369*/       OPC_MoveChild, 0,
/*31371*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*31374*/       OPC_MoveParent,
/*31375*/       OPC_CheckPredicate, 61, // Predicate_NEONimmAllZerosV
/*31377*/       OPC_MoveParent,
/*31378*/       OPC_RecordChild1, // #0 = $Vm
/*31379*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->31420
/*31382*/         OPC_Scope, 18, /*->31402*/ // 2 children in Scope
/*31384*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31386*/           OPC_EmitInteger, MVT::i32, 14, 
/*31389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*31402*/         /*Scope*/ 16, /*->31419*/
/*31403*/           OPC_EmitInteger, MVT::i32, 14, 
/*31406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*31419*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->31460
/*31422*/         OPC_Scope, 18, /*->31442*/ // 2 children in Scope
/*31424*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31426*/           OPC_EmitInteger, MVT::i32, 14, 
/*31429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31432*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*31442*/         /*Scope*/ 16, /*->31459*/
/*31443*/           OPC_EmitInteger, MVT::i32, 14, 
/*31446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*31459*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->31569
/*31464*/       OPC_RecordChild0, // #0 = $Vn
/*31465*/       OPC_Scope, 33, /*->31500*/ // 3 children in Scope
/*31467*/         OPC_CheckChild0Type, MVT::v8i8,
/*31469*/         OPC_MoveParent,
/*31470*/         OPC_MoveChild, 1,
/*31472*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*31475*/         OPC_RecordChild0, // #1 = $Vm
/*31476*/         OPC_CheckChild0Type, MVT::v8i8,
/*31478*/         OPC_MoveParent,
/*31479*/         OPC_CheckType, MVT::v8i16,
/*31481*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31483*/         OPC_EmitInteger, MVT::i32, 14, 
/*31486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31500*/       /*Scope*/ 33, /*->31534*/
/*31501*/         OPC_CheckChild0Type, MVT::v4i16,
/*31503*/         OPC_MoveParent,
/*31504*/         OPC_MoveChild, 1,
/*31506*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*31509*/         OPC_RecordChild0, // #1 = $Vm
/*31510*/         OPC_CheckChild0Type, MVT::v4i16,
/*31512*/         OPC_MoveParent,
/*31513*/         OPC_CheckType, MVT::v4i32,
/*31515*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31517*/         OPC_EmitInteger, MVT::i32, 14, 
/*31520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31534*/       /*Scope*/ 33, /*->31568*/
/*31535*/         OPC_CheckChild0Type, MVT::v2i32,
/*31537*/         OPC_MoveParent,
/*31538*/         OPC_MoveChild, 1,
/*31540*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*31543*/         OPC_RecordChild0, // #1 = $Vm
/*31544*/         OPC_CheckChild0Type, MVT::v2i32,
/*31546*/         OPC_MoveParent,
/*31547*/         OPC_CheckType, MVT::v2i64,
/*31549*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31551*/         OPC_EmitInteger, MVT::i32, 14, 
/*31554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31568*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->31677
/*31572*/       OPC_RecordChild0, // #0 = $Vn
/*31573*/       OPC_Scope, 33, /*->31608*/ // 3 children in Scope
/*31575*/         OPC_CheckChild0Type, MVT::v8i8,
/*31577*/         OPC_MoveParent,
/*31578*/         OPC_MoveChild, 1,
/*31580*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*31583*/         OPC_RecordChild0, // #1 = $Vm
/*31584*/         OPC_CheckChild0Type, MVT::v8i8,
/*31586*/         OPC_MoveParent,
/*31587*/         OPC_CheckType, MVT::v8i16,
/*31589*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31591*/         OPC_EmitInteger, MVT::i32, 14, 
/*31594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31608*/       /*Scope*/ 33, /*->31642*/
/*31609*/         OPC_CheckChild0Type, MVT::v4i16,
/*31611*/         OPC_MoveParent,
/*31612*/         OPC_MoveChild, 1,
/*31614*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*31617*/         OPC_RecordChild0, // #1 = $Vm
/*31618*/         OPC_CheckChild0Type, MVT::v4i16,
/*31620*/         OPC_MoveParent,
/*31621*/         OPC_CheckType, MVT::v4i32,
/*31623*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31625*/         OPC_EmitInteger, MVT::i32, 14, 
/*31628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31642*/       /*Scope*/ 33, /*->31676*/
/*31643*/         OPC_CheckChild0Type, MVT::v2i32,
/*31645*/         OPC_MoveParent,
/*31646*/         OPC_MoveChild, 1,
/*31648*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*31651*/         OPC_RecordChild0, // #1 = $Vm
/*31652*/         OPC_CheckChild0Type, MVT::v2i32,
/*31654*/         OPC_MoveParent,
/*31655*/         OPC_CheckType, MVT::v2i64,
/*31657*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31659*/         OPC_EmitInteger, MVT::i32, 14, 
/*31662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31676*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31678*/   /*Scope*/ 19|128,5/*659*/, /*->32339*/
/*31680*/     OPC_RecordChild0, // #0 = $src1
/*31681*/     OPC_Scope, 97|128,3/*481*/, /*->32165*/ // 2 children in Scope
/*31684*/       OPC_MoveChild, 1,
/*31686*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->31828
/*31691*/         OPC_RecordChild0, // #1 = $Vn
/*31692*/         OPC_RecordChild1, // #2 = $Vm
/*31693*/         OPC_MoveParent,
/*31694*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->31717
/*31697*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31699*/           OPC_EmitInteger, MVT::i32, 14, 
/*31702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31705*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->31739
/*31719*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31721*/           OPC_EmitInteger, MVT::i32, 14, 
/*31724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->31761
/*31741*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31743*/           OPC_EmitInteger, MVT::i32, 14, 
/*31746*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31749*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->31783
/*31763*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31765*/           OPC_EmitInteger, MVT::i32, 14, 
/*31768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31771*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->31805
/*31785*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31787*/           OPC_EmitInteger, MVT::i32, 14, 
/*31790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31793*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->31827
/*31807*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31809*/           OPC_EmitInteger, MVT::i32, 14, 
/*31812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31815*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->31915
/*31831*/         OPC_RecordChild0, // #1 = $Vn
/*31832*/         OPC_Scope, 26, /*->31860*/ // 3 children in Scope
/*31834*/           OPC_CheckChild0Type, MVT::v8i8,
/*31836*/           OPC_RecordChild1, // #2 = $Vm
/*31837*/           OPC_MoveParent,
/*31838*/           OPC_CheckType, MVT::v8i16,
/*31840*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31842*/           OPC_EmitInteger, MVT::i32, 14, 
/*31845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31848*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31860*/         /*Scope*/ 26, /*->31887*/
/*31861*/           OPC_CheckChild0Type, MVT::v4i16,
/*31863*/           OPC_RecordChild1, // #2 = $Vm
/*31864*/           OPC_MoveParent,
/*31865*/           OPC_CheckType, MVT::v4i32,
/*31867*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31869*/           OPC_EmitInteger, MVT::i32, 14, 
/*31872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31875*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31887*/         /*Scope*/ 26, /*->31914*/
/*31888*/           OPC_CheckChild0Type, MVT::v2i32,
/*31890*/           OPC_RecordChild1, // #2 = $Vm
/*31891*/           OPC_MoveParent,
/*31892*/           OPC_CheckType, MVT::v2i64,
/*31894*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31896*/           OPC_EmitInteger, MVT::i32, 14, 
/*31899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31914*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->32002
/*31918*/         OPC_RecordChild0, // #1 = $Vn
/*31919*/         OPC_Scope, 26, /*->31947*/ // 3 children in Scope
/*31921*/           OPC_CheckChild0Type, MVT::v8i8,
/*31923*/           OPC_RecordChild1, // #2 = $Vm
/*31924*/           OPC_MoveParent,
/*31925*/           OPC_CheckType, MVT::v8i16,
/*31927*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31929*/           OPC_EmitInteger, MVT::i32, 14, 
/*31932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31935*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31947*/         /*Scope*/ 26, /*->31974*/
/*31948*/           OPC_CheckChild0Type, MVT::v4i16,
/*31950*/           OPC_RecordChild1, // #2 = $Vm
/*31951*/           OPC_MoveParent,
/*31952*/           OPC_CheckType, MVT::v4i32,
/*31954*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31956*/           OPC_EmitInteger, MVT::i32, 14, 
/*31959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31962*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31974*/         /*Scope*/ 26, /*->32001*/
/*31975*/           OPC_CheckChild0Type, MVT::v2i32,
/*31977*/           OPC_RecordChild1, // #2 = $Vm
/*31978*/           OPC_MoveParent,
/*31979*/           OPC_CheckType, MVT::v2i64,
/*31981*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*31983*/           OPC_EmitInteger, MVT::i32, 14, 
/*31986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*32001*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->32083
/*32005*/         OPC_RecordChild0, // #1 = $Vm
/*32006*/         OPC_Scope, 24, /*->32032*/ // 3 children in Scope
/*32008*/           OPC_CheckChild0Type, MVT::v8i8,
/*32010*/           OPC_MoveParent,
/*32011*/           OPC_CheckType, MVT::v8i16,
/*32013*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32015*/           OPC_EmitInteger, MVT::i32, 14, 
/*32018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32021*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*32032*/         /*Scope*/ 24, /*->32057*/
/*32033*/           OPC_CheckChild0Type, MVT::v4i16,
/*32035*/           OPC_MoveParent,
/*32036*/           OPC_CheckType, MVT::v4i32,
/*32038*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32040*/           OPC_EmitInteger, MVT::i32, 14, 
/*32043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32046*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*32057*/         /*Scope*/ 24, /*->32082*/
/*32058*/           OPC_CheckChild0Type, MVT::v2i32,
/*32060*/           OPC_MoveParent,
/*32061*/           OPC_CheckType, MVT::v2i64,
/*32063*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32065*/           OPC_EmitInteger, MVT::i32, 14, 
/*32068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32071*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*32082*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->32164
/*32086*/         OPC_RecordChild0, // #1 = $Vm
/*32087*/         OPC_Scope, 24, /*->32113*/ // 3 children in Scope
/*32089*/           OPC_CheckChild0Type, MVT::v8i8,
/*32091*/           OPC_MoveParent,
/*32092*/           OPC_CheckType, MVT::v8i16,
/*32094*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32096*/           OPC_EmitInteger, MVT::i32, 14, 
/*32099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32102*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*32113*/         /*Scope*/ 24, /*->32138*/
/*32114*/           OPC_CheckChild0Type, MVT::v4i16,
/*32116*/           OPC_MoveParent,
/*32117*/           OPC_CheckType, MVT::v4i32,
/*32119*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32121*/           OPC_EmitInteger, MVT::i32, 14, 
/*32124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*32138*/         /*Scope*/ 24, /*->32163*/
/*32139*/           OPC_CheckChild0Type, MVT::v2i32,
/*32141*/           OPC_MoveParent,
/*32142*/           OPC_CheckType, MVT::v2i64,
/*32144*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32146*/           OPC_EmitInteger, MVT::i32, 14, 
/*32149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32152*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*32163*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*32165*/     /*Scope*/ 43|128,1/*171*/, /*->32338*/
/*32167*/       OPC_RecordChild1, // #1 = $Vm
/*32168*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->32190
/*32171*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32173*/         OPC_EmitInteger, MVT::i32, 14, 
/*32176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->32211
/*32192*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32194*/         OPC_EmitInteger, MVT::i32, 14, 
/*32197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->32232
/*32213*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32215*/         OPC_EmitInteger, MVT::i32, 14, 
/*32218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->32253
/*32234*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32236*/         OPC_EmitInteger, MVT::i32, 14, 
/*32239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->32274
/*32255*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32257*/         OPC_EmitInteger, MVT::i32, 14, 
/*32260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->32295
/*32276*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32278*/         OPC_EmitInteger, MVT::i32, 14, 
/*32281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->32316
/*32297*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32299*/         OPC_EmitInteger, MVT::i32, 14, 
/*32302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->32337
/*32318*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*32320*/         OPC_EmitInteger, MVT::i32, 14, 
/*32323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*32338*/     0, /*End of Scope*/
/*32339*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,4/*536*/,  TARGET_VAL(ISD::ADDC),// ->32880
/*32344*/   OPC_RecordChild0, // #0 = $Rn
/*32345*/   OPC_RecordChild1, // #1 = $shift
/*32346*/   OPC_Scope, 27|128,1/*155*/, /*->32504*/ // 3 children in Scope
/*32349*/     OPC_CheckType, MVT::i32,
/*32351*/     OPC_Scope, 75, /*->32428*/ // 4 children in Scope
/*32353*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32355*/       OPC_Scope, 23, /*->32380*/ // 3 children in Scope
/*32357*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32360*/         OPC_EmitInteger, MVT::i32, 14, 
/*32363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32380*/       /*Scope*/ 23, /*->32404*/
/*32381*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32384*/         OPC_EmitInteger, MVT::i32, 14, 
/*32387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32404*/       /*Scope*/ 22, /*->32427*/
/*32405*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32408*/         OPC_EmitInteger, MVT::i32, 14, 
/*32411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (addc:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32427*/       0, /*End of Scope*/
/*32428*/     /*Scope*/ 24, /*->32453*/
/*32429*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32431*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32434*/       OPC_EmitInteger, MVT::i32, 14, 
/*32437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32453*/     /*Scope*/ 24, /*->32478*/
/*32454*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32456*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32459*/       OPC_EmitInteger, MVT::i32, 14, 
/*32462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (addc:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32478*/     /*Scope*/ 24, /*->32503*/
/*32479*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32481*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32484*/       OPC_EmitInteger, MVT::i32, 14, 
/*32487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (addc:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32503*/     0, /*End of Scope*/
/*32504*/   /*Scope*/ 30|128,2/*286*/, /*->32792*/
/*32506*/     OPC_MoveChild, 1,
/*32508*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32511*/     OPC_Scope, 30, /*->32543*/ // 9 children in Scope
/*32513*/       OPC_CheckPredicate, 2, // Predicate_imm0_255_neg
/*32515*/       OPC_MoveParent,
/*32516*/       OPC_CheckType, MVT::i32,
/*32518*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32520*/       OPC_EmitConvertToTarget, 1,
/*32522*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*32525*/       OPC_EmitInteger, MVT::i32, 14, 
/*32528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*32543*/     /*Scope*/ 27, /*->32571*/
/*32544*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*32546*/       OPC_MoveParent,
/*32547*/       OPC_CheckType, MVT::i32,
/*32549*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32551*/       OPC_EmitConvertToTarget, 1,
/*32553*/       OPC_EmitInteger, MVT::i32, 14, 
/*32556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32571*/     /*Scope*/ 30, /*->32602*/
/*32572*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*32574*/       OPC_MoveParent,
/*32575*/       OPC_CheckType, MVT::i32,
/*32577*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32579*/       OPC_EmitConvertToTarget, 1,
/*32581*/       OPC_EmitNodeXForm, 2, 2, // so_imm_neg_XFORM
/*32584*/       OPC_EmitInteger, MVT::i32, 14, 
/*32587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*32602*/     /*Scope*/ 30, /*->32633*/
/*32603*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*32605*/       OPC_MoveParent,
/*32606*/       OPC_CheckType, MVT::i32,
/*32608*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32610*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32613*/       OPC_EmitConvertToTarget, 1,
/*32615*/       OPC_EmitInteger, MVT::i32, 14, 
/*32618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*32633*/     /*Scope*/ 30, /*->32664*/
/*32634*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*32636*/       OPC_MoveParent,
/*32637*/       OPC_CheckType, MVT::i32,
/*32639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32641*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32644*/       OPC_EmitConvertToTarget, 1,
/*32646*/       OPC_EmitInteger, MVT::i32, 14, 
/*32649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*32664*/     /*Scope*/ 33, /*->32698*/
/*32665*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*32667*/       OPC_MoveParent,
/*32668*/       OPC_CheckType, MVT::i32,
/*32670*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32672*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32675*/       OPC_EmitConvertToTarget, 1,
/*32677*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*32680*/       OPC_EmitInteger, MVT::i32, 14, 
/*32683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*32698*/     /*Scope*/ 33, /*->32732*/
/*32699*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*32701*/       OPC_MoveParent,
/*32702*/       OPC_CheckType, MVT::i32,
/*32704*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32706*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32709*/       OPC_EmitConvertToTarget, 1,
/*32711*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*32714*/       OPC_EmitInteger, MVT::i32, 14, 
/*32717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*32732*/     /*Scope*/ 27, /*->32760*/
/*32733*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32735*/       OPC_MoveParent,
/*32736*/       OPC_CheckType, MVT::i32,
/*32738*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32740*/       OPC_EmitConvertToTarget, 1,
/*32742*/       OPC_EmitInteger, MVT::i32, 14, 
/*32745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32760*/     /*Scope*/ 30, /*->32791*/
/*32761*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*32763*/       OPC_MoveParent,
/*32764*/       OPC_CheckType, MVT::i32,
/*32766*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32768*/       OPC_EmitConvertToTarget, 1,
/*32770*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_neg_XFORM
/*32773*/       OPC_EmitInteger, MVT::i32, 14, 
/*32776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*32791*/     0, /*End of Scope*/
/*32792*/   /*Scope*/ 86, /*->32879*/
/*32793*/     OPC_CheckType, MVT::i32,
/*32795*/     OPC_Scope, 20, /*->32817*/ // 3 children in Scope
/*32797*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32799*/       OPC_EmitInteger, MVT::i32, 14, 
/*32802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (addc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*32817*/     /*Scope*/ 23, /*->32841*/
/*32818*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32820*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32823*/       OPC_EmitInteger, MVT::i32, 14, 
/*32826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*32841*/     /*Scope*/ 36, /*->32878*/
/*32842*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32844*/       OPC_EmitInteger, MVT::i32, 14, 
/*32847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32850*/       OPC_Scope, 12, /*->32864*/ // 2 children in Scope
/*32852*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (addc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*32864*/       /*Scope*/ 12, /*->32877*/
/*32865*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (addc:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*32877*/       0, /*End of Scope*/
/*32878*/     0, /*End of Scope*/
/*32879*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 85|128,2/*341*/,  TARGET_VAL(ISD::SUBC),// ->33225
/*32884*/   OPC_RecordChild0, // #0 = $Rn
/*32885*/   OPC_Scope, 79|128,1/*207*/, /*->33095*/ // 3 children in Scope
/*32888*/     OPC_RecordChild1, // #1 = $shift
/*32889*/     OPC_Scope, 10|128,1/*138*/, /*->33030*/ // 2 children in Scope
/*32892*/       OPC_CheckType, MVT::i32,
/*32894*/       OPC_Scope, 66, /*->32962*/ // 3 children in Scope
/*32896*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32898*/         OPC_Scope, 23, /*->32923*/ // 3 children in Scope
/*32900*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32903*/           OPC_EmitInteger, MVT::i32, 14, 
/*32906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32923*/         /*Scope*/ 14, /*->32938*/
/*32924*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32927*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (subc:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32938*/         /*Scope*/ 22, /*->32961*/
/*32939*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32942*/           OPC_EmitInteger, MVT::i32, 14, 
/*32945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32948*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32961*/         0, /*End of Scope*/
/*32962*/       /*Scope*/ 50, /*->33013*/
/*32963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32965*/         OPC_Scope, 22, /*->32989*/ // 2 children in Scope
/*32967*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32970*/           OPC_EmitInteger, MVT::i32, 14, 
/*32973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32989*/         /*Scope*/ 22, /*->33012*/
/*32990*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32993*/           OPC_EmitInteger, MVT::i32, 14, 
/*32996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (subc:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33012*/         0, /*End of Scope*/
/*33013*/       /*Scope*/ 15, /*->33029*/
/*33014*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33016*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (subc:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBSrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33029*/       0, /*End of Scope*/
/*33030*/     /*Scope*/ 63, /*->33094*/
/*33031*/       OPC_MoveChild, 1,
/*33033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33036*/       OPC_Scope, 27, /*->33065*/ // 2 children in Scope
/*33038*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*33040*/         OPC_MoveParent,
/*33041*/         OPC_CheckType, MVT::i32,
/*33043*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33045*/         OPC_EmitConvertToTarget, 1,
/*33047*/         OPC_EmitInteger, MVT::i32, 14, 
/*33050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33065*/       /*Scope*/ 27, /*->33093*/
/*33066*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33068*/         OPC_MoveParent,
/*33069*/         OPC_CheckType, MVT::i32,
/*33071*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33073*/         OPC_EmitConvertToTarget, 1,
/*33075*/         OPC_EmitInteger, MVT::i32, 14, 
/*33078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33081*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33093*/       0, /*End of Scope*/
/*33094*/     0, /*End of Scope*/
/*33095*/   /*Scope*/ 56, /*->33152*/
/*33096*/     OPC_MoveChild, 0,
/*33098*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33101*/     OPC_Scope, 28, /*->33131*/ // 2 children in Scope
/*33103*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33105*/       OPC_MoveParent,
/*33106*/       OPC_RecordChild1, // #1 = $Rn
/*33107*/       OPC_CheckType, MVT::i32,
/*33109*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33111*/       OPC_EmitConvertToTarget, 0,
/*33113*/       OPC_EmitInteger, MVT::i32, 14, 
/*33116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (subc:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33131*/     /*Scope*/ 19, /*->33151*/
/*33132*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*33134*/       OPC_MoveParent,
/*33135*/       OPC_RecordChild1, // #1 = $Rn
/*33136*/       OPC_CheckType, MVT::i32,
/*33138*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33140*/       OPC_EmitConvertToTarget, 0,
/*33142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (subc:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33151*/     0, /*End of Scope*/
/*33152*/   /*Scope*/ 71, /*->33224*/
/*33153*/     OPC_RecordChild1, // #1 = $Rm
/*33154*/     OPC_CheckType, MVT::i32,
/*33156*/     OPC_Scope, 20, /*->33178*/ // 3 children in Scope
/*33158*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33160*/       OPC_EmitInteger, MVT::i32, 14, 
/*33163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33178*/     /*Scope*/ 23, /*->33202*/
/*33179*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33181*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33184*/       OPC_EmitInteger, MVT::i32, 14, 
/*33187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*33202*/     /*Scope*/ 20, /*->33223*/
/*33203*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33205*/       OPC_EmitInteger, MVT::i32, 14, 
/*33208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*33223*/     0, /*End of Scope*/
/*33224*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->33421
/*33229*/   OPC_Scope, 58, /*->33289*/ // 2 children in Scope
/*33231*/     OPC_RecordNode, // #0 = $src
/*33232*/     OPC_CheckType, MVT::i32,
/*33234*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33236*/     OPC_Scope, 25, /*->33263*/ // 2 children in Scope
/*33238*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*33241*/       OPC_EmitInteger, MVT::i32, 14, 
/*33244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*33263*/     /*Scope*/ 24, /*->33288*/
/*33264*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*33267*/       OPC_EmitInteger, MVT::i32, 14, 
/*33270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*33288*/     0, /*End of Scope*/
/*33289*/   /*Scope*/ 1|128,1/*129*/, /*->33420*/
/*33291*/     OPC_RecordChild0, // #0 = $Rm
/*33292*/     OPC_RecordChild1, // #1 = $imm
/*33293*/     OPC_Scope, 69, /*->33364*/ // 2 children in Scope
/*33295*/       OPC_MoveChild, 1,
/*33297*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33300*/       OPC_CheckType, MVT::i32,
/*33302*/       OPC_Scope, 30, /*->33334*/ // 2 children in Scope
/*33304*/         OPC_CheckPredicate, 60, // Predicate_imm1_31
/*33306*/         OPC_MoveParent,
/*33307*/         OPC_CheckType, MVT::i32,
/*33309*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33311*/         OPC_EmitConvertToTarget, 1,
/*33313*/         OPC_EmitInteger, MVT::i32, 14, 
/*33316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*33334*/       /*Scope*/ 28, /*->33363*/
/*33335*/         OPC_MoveParent,
/*33336*/         OPC_CheckType, MVT::i32,
/*33338*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33340*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33343*/         OPC_EmitConvertToTarget, 1,
/*33345*/         OPC_EmitInteger, MVT::i32, 14, 
/*33348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*33363*/       0, /*End of Scope*/
/*33364*/     /*Scope*/ 54, /*->33419*/
/*33365*/       OPC_CheckChild1Type, MVT::i32,
/*33367*/       OPC_CheckType, MVT::i32,
/*33369*/       OPC_Scope, 23, /*->33394*/ // 2 children in Scope
/*33371*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33373*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33376*/         OPC_EmitInteger, MVT::i32, 14, 
/*33379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33394*/       /*Scope*/ 23, /*->33418*/
/*33395*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33397*/         OPC_EmitInteger, MVT::i32, 14, 
/*33400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33418*/       0, /*End of Scope*/
/*33419*/     0, /*End of Scope*/
/*33420*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 60|128,1/*188*/,  TARGET_VAL(ISD::SRL),// ->33613
/*33425*/   OPC_Scope, 58, /*->33485*/ // 2 children in Scope
/*33427*/     OPC_RecordNode, // #0 = $src
/*33428*/     OPC_CheckType, MVT::i32,
/*33430*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33432*/     OPC_Scope, 25, /*->33459*/ // 2 children in Scope
/*33434*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*33437*/       OPC_EmitInteger, MVT::i32, 14, 
/*33440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*33459*/     /*Scope*/ 24, /*->33484*/
/*33460*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*33463*/       OPC_EmitInteger, MVT::i32, 14, 
/*33466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*33484*/     0, /*End of Scope*/
/*33485*/   /*Scope*/ 126, /*->33612*/
/*33486*/     OPC_RecordChild0, // #0 = $Rm
/*33487*/     OPC_RecordChild1, // #1 = $imm5
/*33488*/     OPC_Scope, 66, /*->33556*/ // 2 children in Scope
/*33490*/       OPC_MoveChild, 1,
/*33492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33495*/       OPC_CheckPredicate, 22, // Predicate_imm_sr
/*33497*/       OPC_CheckType, MVT::i32,
/*33499*/       OPC_MoveParent,
/*33500*/       OPC_CheckType, MVT::i32,
/*33502*/       OPC_Scope, 25, /*->33529*/ // 2 children in Scope
/*33504*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33506*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33509*/         OPC_EmitConvertToTarget, 1,
/*33511*/         OPC_EmitInteger, MVT::i32, 14, 
/*33514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*33529*/       /*Scope*/ 25, /*->33555*/
/*33530*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33532*/         OPC_EmitConvertToTarget, 1,
/*33534*/         OPC_EmitInteger, MVT::i32, 14, 
/*33537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*33555*/       0, /*End of Scope*/
/*33556*/     /*Scope*/ 54, /*->33611*/
/*33557*/       OPC_CheckChild1Type, MVT::i32,
/*33559*/       OPC_CheckType, MVT::i32,
/*33561*/       OPC_Scope, 23, /*->33586*/ // 2 children in Scope
/*33563*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33565*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33568*/         OPC_EmitInteger, MVT::i32, 14, 
/*33571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33586*/       /*Scope*/ 23, /*->33610*/
/*33587*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33589*/         OPC_EmitInteger, MVT::i32, 14, 
/*33592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33610*/       0, /*End of Scope*/
/*33611*/     0, /*End of Scope*/
/*33612*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->44317
/*33617*/   OPC_MoveChild, 0,
/*33619*/   OPC_Scope, 65, /*->33686*/ // 76 children in Scope
/*33621*/     OPC_CheckInteger, 119, 
/*33623*/     OPC_MoveParent,
/*33624*/     OPC_RecordChild1, // #0 = $a
/*33625*/     OPC_RecordChild2, // #1 = $pos
/*33626*/     OPC_MoveChild, 2,
/*33628*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33631*/     OPC_MoveParent,
/*33632*/     OPC_Scope, 25, /*->33659*/ // 2 children in Scope
/*33634*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*33636*/       OPC_EmitConvertToTarget, 1,
/*33638*/       OPC_EmitInteger, MVT::i32, 0, 
/*33641*/       OPC_EmitInteger, MVT::i32, 14, 
/*33644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 119:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*33659*/     /*Scope*/ 25, /*->33685*/
/*33660*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33662*/       OPC_EmitConvertToTarget, 1,
/*33664*/       OPC_EmitInteger, MVT::i32, 0, 
/*33667*/       OPC_EmitInteger, MVT::i32, 14, 
/*33670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 119:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*33685*/     0, /*End of Scope*/
/*33686*/   /*Scope*/ 65, /*->33752*/
/*33687*/     OPC_CheckInteger, 122, 
/*33689*/     OPC_MoveParent,
/*33690*/     OPC_RecordChild1, // #0 = $a
/*33691*/     OPC_RecordChild2, // #1 = $pos
/*33692*/     OPC_MoveChild, 2,
/*33694*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33697*/     OPC_MoveParent,
/*33698*/     OPC_Scope, 25, /*->33725*/ // 2 children in Scope
/*33700*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*33702*/       OPC_EmitConvertToTarget, 1,
/*33704*/       OPC_EmitInteger, MVT::i32, 0, 
/*33707*/       OPC_EmitInteger, MVT::i32, 14, 
/*33710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 122:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*33725*/     /*Scope*/ 25, /*->33751*/
/*33726*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33728*/       OPC_EmitConvertToTarget, 1,
/*33730*/       OPC_EmitInteger, MVT::i32, 0, 
/*33733*/       OPC_EmitInteger, MVT::i32, 14, 
/*33736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 122:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*33751*/     0, /*End of Scope*/
/*33752*/   /*Scope*/ 47, /*->33800*/
/*33753*/     OPC_CheckInteger, 116, 
/*33755*/     OPC_MoveParent,
/*33756*/     OPC_RecordChild1, // #0 = $Rm
/*33757*/     OPC_RecordChild2, // #1 = $Rn
/*33758*/     OPC_Scope, 19, /*->33779*/ // 2 children in Scope
/*33760*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33762*/       OPC_EmitInteger, MVT::i32, 14, 
/*33765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 116:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*33779*/     /*Scope*/ 19, /*->33799*/
/*33780*/       OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*33782*/       OPC_EmitInteger, MVT::i32, 14, 
/*33785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 116:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*33799*/     0, /*End of Scope*/
/*33800*/   /*Scope*/ 47, /*->33848*/
/*33801*/     OPC_CheckInteger, 117, 
/*33803*/     OPC_MoveParent,
/*33804*/     OPC_RecordChild1, // #0 = $Rm
/*33805*/     OPC_RecordChild2, // #1 = $Rn
/*33806*/     OPC_Scope, 19, /*->33827*/ // 2 children in Scope
/*33808*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33810*/       OPC_EmitInteger, MVT::i32, 14, 
/*33813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*33827*/     /*Scope*/ 19, /*->33847*/
/*33828*/       OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*33830*/       OPC_EmitInteger, MVT::i32, 14, 
/*33833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*33847*/     0, /*End of Scope*/
/*33848*/   /*Scope*/ 20, /*->33869*/
/*33849*/     OPC_CheckInteger, 5, 
/*33851*/     OPC_MoveParent,
/*33852*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*33854*/     OPC_EmitInteger, MVT::i32, 14, 
/*33857*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33860*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*33869*/   /*Scope*/ 48, /*->33918*/
/*33870*/     OPC_CheckInteger, 123, 
/*33872*/     OPC_MoveParent,
/*33873*/     OPC_RecordChild1, // #0 = $Dm
/*33874*/     OPC_Scope, 20, /*->33896*/ // 2 children in Scope
/*33876*/       OPC_CheckChild1Type, MVT::f64,
/*33878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*33880*/       OPC_EmitInteger, MVT::i32, 14, 
/*33883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 123:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*33896*/     /*Scope*/ 20, /*->33917*/
/*33897*/       OPC_CheckChild1Type, MVT::f32,
/*33899*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*33901*/       OPC_EmitInteger, MVT::i32, 14, 
/*33904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 123:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*33917*/     0, /*End of Scope*/
/*33918*/   /*Scope*/ 48, /*->33967*/
/*33919*/     OPC_CheckInteger, 124, 
/*33921*/     OPC_MoveParent,
/*33922*/     OPC_RecordChild1, // #0 = $Dm
/*33923*/     OPC_Scope, 20, /*->33945*/ // 2 children in Scope
/*33925*/       OPC_CheckChild1Type, MVT::f64,
/*33927*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*33929*/       OPC_EmitInteger, MVT::i32, 14, 
/*33932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*33945*/     /*Scope*/ 20, /*->33966*/
/*33946*/       OPC_CheckChild1Type, MVT::f32,
/*33948*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*33950*/       OPC_EmitInteger, MVT::i32, 14, 
/*33953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*33966*/     0, /*End of Scope*/
/*33967*/   /*Scope*/ 55|128,5/*695*/, /*->34664*/
/*33969*/     OPC_CheckInteger, 63, 
/*33971*/     OPC_MoveParent,
/*33972*/     OPC_Scope, 55|128,1/*183*/, /*->34158*/ // 5 children in Scope
/*33975*/       OPC_RecordChild1, // #0 = $Vn
/*33976*/       OPC_Scope, 44, /*->34022*/ // 4 children in Scope
/*33978*/         OPC_CheckChild1Type, MVT::v4i16,
/*33980*/         OPC_MoveChild, 2,
/*33982*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*33985*/         OPC_RecordChild0, // #1 = $Vm
/*33986*/         OPC_CheckChild0Type, MVT::v4i16,
/*33988*/         OPC_RecordChild1, // #2 = $lane
/*33989*/         OPC_MoveChild, 1,
/*33991*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33994*/         OPC_MoveParent,
/*33995*/         OPC_CheckType, MVT::v4i16,
/*33997*/         OPC_MoveParent,
/*33998*/         OPC_CheckType, MVT::v4i16,
/*34000*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34002*/         OPC_EmitConvertToTarget, 2,
/*34004*/         OPC_EmitInteger, MVT::i32, 14, 
/*34007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34022*/       /*Scope*/ 44, /*->34067*/
/*34023*/         OPC_CheckChild1Type, MVT::v2i32,
/*34025*/         OPC_MoveChild, 2,
/*34027*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34030*/         OPC_RecordChild0, // #1 = $Vm
/*34031*/         OPC_CheckChild0Type, MVT::v2i32,
/*34033*/         OPC_RecordChild1, // #2 = $lane
/*34034*/         OPC_MoveChild, 1,
/*34036*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34039*/         OPC_MoveParent,
/*34040*/         OPC_CheckType, MVT::v2i32,
/*34042*/         OPC_MoveParent,
/*34043*/         OPC_CheckType, MVT::v2i32,
/*34045*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34047*/         OPC_EmitConvertToTarget, 2,
/*34049*/         OPC_EmitInteger, MVT::i32, 14, 
/*34052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34067*/       /*Scope*/ 44, /*->34112*/
/*34068*/         OPC_CheckChild1Type, MVT::v8i16,
/*34070*/         OPC_MoveChild, 2,
/*34072*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34075*/         OPC_RecordChild0, // #1 = $Vm
/*34076*/         OPC_CheckChild0Type, MVT::v4i16,
/*34078*/         OPC_RecordChild1, // #2 = $lane
/*34079*/         OPC_MoveChild, 1,
/*34081*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34084*/         OPC_MoveParent,
/*34085*/         OPC_CheckType, MVT::v8i16,
/*34087*/         OPC_MoveParent,
/*34088*/         OPC_CheckType, MVT::v8i16,
/*34090*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34092*/         OPC_EmitConvertToTarget, 2,
/*34094*/         OPC_EmitInteger, MVT::i32, 14, 
/*34097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34112*/       /*Scope*/ 44, /*->34157*/
/*34113*/         OPC_CheckChild1Type, MVT::v4i32,
/*34115*/         OPC_MoveChild, 2,
/*34117*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34120*/         OPC_RecordChild0, // #1 = $Vm
/*34121*/         OPC_CheckChild0Type, MVT::v2i32,
/*34123*/         OPC_RecordChild1, // #2 = $lane
/*34124*/         OPC_MoveChild, 1,
/*34126*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34129*/         OPC_MoveParent,
/*34130*/         OPC_CheckType, MVT::v4i32,
/*34132*/         OPC_MoveParent,
/*34133*/         OPC_CheckType, MVT::v4i32,
/*34135*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34137*/         OPC_EmitConvertToTarget, 2,
/*34139*/         OPC_EmitInteger, MVT::i32, 14, 
/*34142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34157*/       0, /*End of Scope*/
/*34158*/     /*Scope*/ 24|128,1/*152*/, /*->34312*/
/*34160*/       OPC_MoveChild, 1,
/*34162*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34165*/       OPC_RecordChild0, // #0 = $Vm
/*34166*/       OPC_Scope, 71, /*->34239*/ // 2 children in Scope
/*34168*/         OPC_CheckChild0Type, MVT::v4i16,
/*34170*/         OPC_RecordChild1, // #1 = $lane
/*34171*/         OPC_MoveChild, 1,
/*34173*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34176*/         OPC_MoveParent,
/*34177*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->34208
/*34180*/           OPC_MoveParent,
/*34181*/           OPC_RecordChild2, // #2 = $Vn
/*34182*/           OPC_CheckChild2Type, MVT::v4i16,
/*34184*/           OPC_CheckType, MVT::v4i16,
/*34186*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34188*/           OPC_EmitConvertToTarget, 1,
/*34190*/           OPC_EmitInteger, MVT::i32, 14, 
/*34193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 63:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->34238
/*34210*/           OPC_MoveParent,
/*34211*/           OPC_RecordChild2, // #2 = $Vn
/*34212*/           OPC_CheckChild2Type, MVT::v8i16,
/*34214*/           OPC_CheckType, MVT::v8i16,
/*34216*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34218*/           OPC_EmitConvertToTarget, 1,
/*34220*/           OPC_EmitInteger, MVT::i32, 14, 
/*34223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 63:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*34239*/       /*Scope*/ 71, /*->34311*/
/*34240*/         OPC_CheckChild0Type, MVT::v2i32,
/*34242*/         OPC_RecordChild1, // #1 = $lane
/*34243*/         OPC_MoveChild, 1,
/*34245*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34248*/         OPC_MoveParent,
/*34249*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->34280
/*34252*/           OPC_MoveParent,
/*34253*/           OPC_RecordChild2, // #2 = $Vn
/*34254*/           OPC_CheckChild2Type, MVT::v2i32,
/*34256*/           OPC_CheckType, MVT::v2i32,
/*34258*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34260*/           OPC_EmitConvertToTarget, 1,
/*34262*/           OPC_EmitInteger, MVT::i32, 14, 
/*34265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34268*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 63:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->34310
/*34282*/           OPC_MoveParent,
/*34283*/           OPC_RecordChild2, // #2 = $Vn
/*34284*/           OPC_CheckChild2Type, MVT::v4i32,
/*34286*/           OPC_CheckType, MVT::v4i32,
/*34288*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34290*/           OPC_EmitConvertToTarget, 1,
/*34292*/           OPC_EmitInteger, MVT::i32, 14, 
/*34295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 63:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*34311*/       0, /*End of Scope*/
/*34312*/     /*Scope*/ 123, /*->34436*/
/*34313*/       OPC_RecordChild1, // #0 = $src1
/*34314*/       OPC_Scope, 59, /*->34375*/ // 2 children in Scope
/*34316*/         OPC_CheckChild1Type, MVT::v8i16,
/*34318*/         OPC_MoveChild, 2,
/*34320*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34323*/         OPC_RecordChild0, // #1 = $src2
/*34324*/         OPC_CheckChild0Type, MVT::v8i16,
/*34326*/         OPC_RecordChild1, // #2 = $lane
/*34327*/         OPC_MoveChild, 1,
/*34329*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34332*/         OPC_MoveParent,
/*34333*/         OPC_CheckType, MVT::v8i16,
/*34335*/         OPC_MoveParent,
/*34336*/         OPC_CheckType, MVT::v8i16,
/*34338*/         OPC_EmitConvertToTarget, 2,
/*34340*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*34343*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*34352*/         OPC_EmitConvertToTarget, 2,
/*34354*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*34357*/         OPC_EmitInteger, MVT::i32, 14, 
/*34360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34375*/       /*Scope*/ 59, /*->34435*/
/*34376*/         OPC_CheckChild1Type, MVT::v4i32,
/*34378*/         OPC_MoveChild, 2,
/*34380*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34383*/         OPC_RecordChild0, // #1 = $src2
/*34384*/         OPC_CheckChild0Type, MVT::v4i32,
/*34386*/         OPC_RecordChild1, // #2 = $lane
/*34387*/         OPC_MoveChild, 1,
/*34389*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34392*/         OPC_MoveParent,
/*34393*/         OPC_CheckType, MVT::v4i32,
/*34395*/         OPC_MoveParent,
/*34396*/         OPC_CheckType, MVT::v4i32,
/*34398*/         OPC_EmitConvertToTarget, 2,
/*34400*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*34403*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*34412*/         OPC_EmitConvertToTarget, 2,
/*34414*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*34417*/         OPC_EmitInteger, MVT::i32, 14, 
/*34420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34435*/       0, /*End of Scope*/
/*34436*/     /*Scope*/ 118, /*->34555*/
/*34437*/       OPC_MoveChild, 1,
/*34439*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34442*/       OPC_RecordChild0, // #0 = $src2
/*34443*/       OPC_Scope, 54, /*->34499*/ // 2 children in Scope
/*34445*/         OPC_CheckChild0Type, MVT::v8i16,
/*34447*/         OPC_RecordChild1, // #1 = $lane
/*34448*/         OPC_MoveChild, 1,
/*34450*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34453*/         OPC_MoveParent,
/*34454*/         OPC_CheckType, MVT::v8i16,
/*34456*/         OPC_MoveParent,
/*34457*/         OPC_RecordChild2, // #2 = $src1
/*34458*/         OPC_CheckChild2Type, MVT::v8i16,
/*34460*/         OPC_CheckType, MVT::v8i16,
/*34462*/         OPC_EmitConvertToTarget, 1,
/*34464*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*34467*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*34476*/         OPC_EmitConvertToTarget, 1,
/*34478*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*34481*/         OPC_EmitInteger, MVT::i32, 14, 
/*34484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34499*/       /*Scope*/ 54, /*->34554*/
/*34500*/         OPC_CheckChild0Type, MVT::v4i32,
/*34502*/         OPC_RecordChild1, // #1 = $lane
/*34503*/         OPC_MoveChild, 1,
/*34505*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34508*/         OPC_MoveParent,
/*34509*/         OPC_CheckType, MVT::v4i32,
/*34511*/         OPC_MoveParent,
/*34512*/         OPC_RecordChild2, // #2 = $src1
/*34513*/         OPC_CheckChild2Type, MVT::v4i32,
/*34515*/         OPC_CheckType, MVT::v4i32,
/*34517*/         OPC_EmitConvertToTarget, 1,
/*34519*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*34522*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*34531*/         OPC_EmitConvertToTarget, 1,
/*34533*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*34536*/         OPC_EmitInteger, MVT::i32, 14, 
/*34539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*34554*/       0, /*End of Scope*/
/*34555*/     /*Scope*/ 107, /*->34663*/
/*34556*/       OPC_RecordChild1, // #0 = $Vn
/*34557*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->34584
/*34560*/         OPC_CheckChild1Type, MVT::v4i16,
/*34562*/         OPC_RecordChild2, // #1 = $Vm
/*34563*/         OPC_CheckChild2Type, MVT::v4i16,
/*34565*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34567*/         OPC_EmitInteger, MVT::i32, 14, 
/*34570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->34610
/*34586*/         OPC_CheckChild1Type, MVT::v2i32,
/*34588*/         OPC_RecordChild2, // #1 = $Vm
/*34589*/         OPC_CheckChild2Type, MVT::v2i32,
/*34591*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34593*/         OPC_EmitInteger, MVT::i32, 14, 
/*34596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->34636
/*34612*/         OPC_CheckChild1Type, MVT::v8i16,
/*34614*/         OPC_RecordChild2, // #1 = $Vm
/*34615*/         OPC_CheckChild2Type, MVT::v8i16,
/*34617*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34619*/         OPC_EmitInteger, MVT::i32, 14, 
/*34622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->34662
/*34638*/         OPC_CheckChild1Type, MVT::v4i32,
/*34640*/         OPC_RecordChild2, // #1 = $Vm
/*34641*/         OPC_CheckChild2Type, MVT::v4i32,
/*34643*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34645*/         OPC_EmitInteger, MVT::i32, 14, 
/*34648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*34663*/     0, /*End of Scope*/
/*34664*/   /*Scope*/ 55|128,5/*695*/, /*->35361*/
/*34666*/     OPC_CheckInteger, 69, 
/*34668*/     OPC_MoveParent,
/*34669*/     OPC_Scope, 55|128,1/*183*/, /*->34855*/ // 5 children in Scope
/*34672*/       OPC_RecordChild1, // #0 = $Vn
/*34673*/       OPC_Scope, 44, /*->34719*/ // 4 children in Scope
/*34675*/         OPC_CheckChild1Type, MVT::v4i16,
/*34677*/         OPC_MoveChild, 2,
/*34679*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34682*/         OPC_RecordChild0, // #1 = $Vm
/*34683*/         OPC_CheckChild0Type, MVT::v4i16,
/*34685*/         OPC_RecordChild1, // #2 = $lane
/*34686*/         OPC_MoveChild, 1,
/*34688*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34691*/         OPC_MoveParent,
/*34692*/         OPC_CheckType, MVT::v4i16,
/*34694*/         OPC_MoveParent,
/*34695*/         OPC_CheckType, MVT::v4i16,
/*34697*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34699*/         OPC_EmitConvertToTarget, 2,
/*34701*/         OPC_EmitInteger, MVT::i32, 14, 
/*34704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34719*/       /*Scope*/ 44, /*->34764*/
/*34720*/         OPC_CheckChild1Type, MVT::v2i32,
/*34722*/         OPC_MoveChild, 2,
/*34724*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34727*/         OPC_RecordChild0, // #1 = $Vm
/*34728*/         OPC_CheckChild0Type, MVT::v2i32,
/*34730*/         OPC_RecordChild1, // #2 = $lane
/*34731*/         OPC_MoveChild, 1,
/*34733*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34736*/         OPC_MoveParent,
/*34737*/         OPC_CheckType, MVT::v2i32,
/*34739*/         OPC_MoveParent,
/*34740*/         OPC_CheckType, MVT::v2i32,
/*34742*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34744*/         OPC_EmitConvertToTarget, 2,
/*34746*/         OPC_EmitInteger, MVT::i32, 14, 
/*34749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34764*/       /*Scope*/ 44, /*->34809*/
/*34765*/         OPC_CheckChild1Type, MVT::v8i16,
/*34767*/         OPC_MoveChild, 2,
/*34769*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34772*/         OPC_RecordChild0, // #1 = $Vm
/*34773*/         OPC_CheckChild0Type, MVT::v4i16,
/*34775*/         OPC_RecordChild1, // #2 = $lane
/*34776*/         OPC_MoveChild, 1,
/*34778*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34781*/         OPC_MoveParent,
/*34782*/         OPC_CheckType, MVT::v8i16,
/*34784*/         OPC_MoveParent,
/*34785*/         OPC_CheckType, MVT::v8i16,
/*34787*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34789*/         OPC_EmitConvertToTarget, 2,
/*34791*/         OPC_EmitInteger, MVT::i32, 14, 
/*34794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*34809*/       /*Scope*/ 44, /*->34854*/
/*34810*/         OPC_CheckChild1Type, MVT::v4i32,
/*34812*/         OPC_MoveChild, 2,
/*34814*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34817*/         OPC_RecordChild0, // #1 = $Vm
/*34818*/         OPC_CheckChild0Type, MVT::v2i32,
/*34820*/         OPC_RecordChild1, // #2 = $lane
/*34821*/         OPC_MoveChild, 1,
/*34823*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34826*/         OPC_MoveParent,
/*34827*/         OPC_CheckType, MVT::v4i32,
/*34829*/         OPC_MoveParent,
/*34830*/         OPC_CheckType, MVT::v4i32,
/*34832*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34834*/         OPC_EmitConvertToTarget, 2,
/*34836*/         OPC_EmitInteger, MVT::i32, 14, 
/*34839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*34854*/       0, /*End of Scope*/
/*34855*/     /*Scope*/ 24|128,1/*152*/, /*->35009*/
/*34857*/       OPC_MoveChild, 1,
/*34859*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34862*/       OPC_RecordChild0, // #0 = $Vm
/*34863*/       OPC_Scope, 71, /*->34936*/ // 2 children in Scope
/*34865*/         OPC_CheckChild0Type, MVT::v4i16,
/*34867*/         OPC_RecordChild1, // #1 = $lane
/*34868*/         OPC_MoveChild, 1,
/*34870*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34873*/         OPC_MoveParent,
/*34874*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->34905
/*34877*/           OPC_MoveParent,
/*34878*/           OPC_RecordChild2, // #2 = $Vn
/*34879*/           OPC_CheckChild2Type, MVT::v4i16,
/*34881*/           OPC_CheckType, MVT::v4i16,
/*34883*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34885*/           OPC_EmitConvertToTarget, 1,
/*34887*/           OPC_EmitInteger, MVT::i32, 14, 
/*34890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34893*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 69:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->34935
/*34907*/           OPC_MoveParent,
/*34908*/           OPC_RecordChild2, // #2 = $Vn
/*34909*/           OPC_CheckChild2Type, MVT::v8i16,
/*34911*/           OPC_CheckType, MVT::v8i16,
/*34913*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34915*/           OPC_EmitConvertToTarget, 1,
/*34917*/           OPC_EmitInteger, MVT::i32, 14, 
/*34920*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34923*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 69:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*34936*/       /*Scope*/ 71, /*->35008*/
/*34937*/         OPC_CheckChild0Type, MVT::v2i32,
/*34939*/         OPC_RecordChild1, // #1 = $lane
/*34940*/         OPC_MoveChild, 1,
/*34942*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34945*/         OPC_MoveParent,
/*34946*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->34977
/*34949*/           OPC_MoveParent,
/*34950*/           OPC_RecordChild2, // #2 = $Vn
/*34951*/           OPC_CheckChild2Type, MVT::v2i32,
/*34953*/           OPC_CheckType, MVT::v2i32,
/*34955*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34957*/           OPC_EmitConvertToTarget, 1,
/*34959*/           OPC_EmitInteger, MVT::i32, 14, 
/*34962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 69:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->35007
/*34979*/           OPC_MoveParent,
/*34980*/           OPC_RecordChild2, // #2 = $Vn
/*34981*/           OPC_CheckChild2Type, MVT::v4i32,
/*34983*/           OPC_CheckType, MVT::v4i32,
/*34985*/           OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*34987*/           OPC_EmitConvertToTarget, 1,
/*34989*/           OPC_EmitInteger, MVT::i32, 14, 
/*34992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 69:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*35008*/       0, /*End of Scope*/
/*35009*/     /*Scope*/ 123, /*->35133*/
/*35010*/       OPC_RecordChild1, // #0 = $src1
/*35011*/       OPC_Scope, 59, /*->35072*/ // 2 children in Scope
/*35013*/         OPC_CheckChild1Type, MVT::v8i16,
/*35015*/         OPC_MoveChild, 2,
/*35017*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35020*/         OPC_RecordChild0, // #1 = $src2
/*35021*/         OPC_CheckChild0Type, MVT::v8i16,
/*35023*/         OPC_RecordChild1, // #2 = $lane
/*35024*/         OPC_MoveChild, 1,
/*35026*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35029*/         OPC_MoveParent,
/*35030*/         OPC_CheckType, MVT::v8i16,
/*35032*/         OPC_MoveParent,
/*35033*/         OPC_CheckType, MVT::v8i16,
/*35035*/         OPC_EmitConvertToTarget, 2,
/*35037*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*35040*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*35049*/         OPC_EmitConvertToTarget, 2,
/*35051*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*35054*/         OPC_EmitInteger, MVT::i32, 14, 
/*35057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*35072*/       /*Scope*/ 59, /*->35132*/
/*35073*/         OPC_CheckChild1Type, MVT::v4i32,
/*35075*/         OPC_MoveChild, 2,
/*35077*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35080*/         OPC_RecordChild0, // #1 = $src2
/*35081*/         OPC_CheckChild0Type, MVT::v4i32,
/*35083*/         OPC_RecordChild1, // #2 = $lane
/*35084*/         OPC_MoveChild, 1,
/*35086*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35089*/         OPC_MoveParent,
/*35090*/         OPC_CheckType, MVT::v4i32,
/*35092*/         OPC_MoveParent,
/*35093*/         OPC_CheckType, MVT::v4i32,
/*35095*/         OPC_EmitConvertToTarget, 2,
/*35097*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*35100*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*35109*/         OPC_EmitConvertToTarget, 2,
/*35111*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*35114*/         OPC_EmitInteger, MVT::i32, 14, 
/*35117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35132*/       0, /*End of Scope*/
/*35133*/     /*Scope*/ 118, /*->35252*/
/*35134*/       OPC_MoveChild, 1,
/*35136*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35139*/       OPC_RecordChild0, // #0 = $src2
/*35140*/       OPC_Scope, 54, /*->35196*/ // 2 children in Scope
/*35142*/         OPC_CheckChild0Type, MVT::v8i16,
/*35144*/         OPC_RecordChild1, // #1 = $lane
/*35145*/         OPC_MoveChild, 1,
/*35147*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35150*/         OPC_MoveParent,
/*35151*/         OPC_CheckType, MVT::v8i16,
/*35153*/         OPC_MoveParent,
/*35154*/         OPC_RecordChild2, // #2 = $src1
/*35155*/         OPC_CheckChild2Type, MVT::v8i16,
/*35157*/         OPC_CheckType, MVT::v8i16,
/*35159*/         OPC_EmitConvertToTarget, 1,
/*35161*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*35164*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*35173*/         OPC_EmitConvertToTarget, 1,
/*35175*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*35178*/         OPC_EmitInteger, MVT::i32, 14, 
/*35181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*35196*/       /*Scope*/ 54, /*->35251*/
/*35197*/         OPC_CheckChild0Type, MVT::v4i32,
/*35199*/         OPC_RecordChild1, // #1 = $lane
/*35200*/         OPC_MoveChild, 1,
/*35202*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35205*/         OPC_MoveParent,
/*35206*/         OPC_CheckType, MVT::v4i32,
/*35208*/         OPC_MoveParent,
/*35209*/         OPC_RecordChild2, // #2 = $src1
/*35210*/         OPC_CheckChild2Type, MVT::v4i32,
/*35212*/         OPC_CheckType, MVT::v4i32,
/*35214*/         OPC_EmitConvertToTarget, 1,
/*35216*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*35219*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*35228*/         OPC_EmitConvertToTarget, 1,
/*35230*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*35233*/         OPC_EmitInteger, MVT::i32, 14, 
/*35236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35251*/       0, /*End of Scope*/
/*35252*/     /*Scope*/ 107, /*->35360*/
/*35253*/       OPC_RecordChild1, // #0 = $Vn
/*35254*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->35281
/*35257*/         OPC_CheckChild1Type, MVT::v4i16,
/*35259*/         OPC_RecordChild2, // #1 = $Vm
/*35260*/         OPC_CheckChild2Type, MVT::v4i16,
/*35262*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35264*/         OPC_EmitInteger, MVT::i32, 14, 
/*35267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->35307
/*35283*/         OPC_CheckChild1Type, MVT::v2i32,
/*35285*/         OPC_RecordChild2, // #1 = $Vm
/*35286*/         OPC_CheckChild2Type, MVT::v2i32,
/*35288*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35290*/         OPC_EmitInteger, MVT::i32, 14, 
/*35293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->35333
/*35309*/         OPC_CheckChild1Type, MVT::v8i16,
/*35311*/         OPC_RecordChild2, // #1 = $Vm
/*35312*/         OPC_CheckChild2Type, MVT::v8i16,
/*35314*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35316*/         OPC_EmitInteger, MVT::i32, 14, 
/*35319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->35359
/*35335*/         OPC_CheckChild1Type, MVT::v4i32,
/*35337*/         OPC_RecordChild2, // #1 = $Vm
/*35338*/         OPC_CheckChild2Type, MVT::v4i32,
/*35340*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35342*/         OPC_EmitInteger, MVT::i32, 14, 
/*35345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*35360*/     0, /*End of Scope*/
/*35361*/   /*Scope*/ 116|128,1/*244*/, /*->35607*/
/*35363*/     OPC_CheckInteger, 64, 
/*35365*/     OPC_MoveParent,
/*35366*/     OPC_Scope, 93, /*->35461*/ // 3 children in Scope
/*35368*/       OPC_RecordChild1, // #0 = $Vn
/*35369*/       OPC_Scope, 44, /*->35415*/ // 2 children in Scope
/*35371*/         OPC_CheckChild1Type, MVT::v4i16,
/*35373*/         OPC_MoveChild, 2,
/*35375*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35378*/         OPC_RecordChild0, // #1 = $Vm
/*35379*/         OPC_CheckChild0Type, MVT::v4i16,
/*35381*/         OPC_RecordChild1, // #2 = $lane
/*35382*/         OPC_MoveChild, 1,
/*35384*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35387*/         OPC_MoveParent,
/*35388*/         OPC_CheckType, MVT::v4i16,
/*35390*/         OPC_MoveParent,
/*35391*/         OPC_CheckType, MVT::v4i32,
/*35393*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35395*/         OPC_EmitConvertToTarget, 2,
/*35397*/         OPC_EmitInteger, MVT::i32, 14, 
/*35400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35415*/       /*Scope*/ 44, /*->35460*/
/*35416*/         OPC_CheckChild1Type, MVT::v2i32,
/*35418*/         OPC_MoveChild, 2,
/*35420*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35423*/         OPC_RecordChild0, // #1 = $Vm
/*35424*/         OPC_CheckChild0Type, MVT::v2i32,
/*35426*/         OPC_RecordChild1, // #2 = $lane
/*35427*/         OPC_MoveChild, 1,
/*35429*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35432*/         OPC_MoveParent,
/*35433*/         OPC_CheckType, MVT::v2i32,
/*35435*/         OPC_MoveParent,
/*35436*/         OPC_CheckType, MVT::v2i64,
/*35438*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35440*/         OPC_EmitConvertToTarget, 2,
/*35442*/         OPC_EmitInteger, MVT::i32, 14, 
/*35445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35460*/       0, /*End of Scope*/
/*35461*/     /*Scope*/ 88, /*->35550*/
/*35462*/       OPC_MoveChild, 1,
/*35464*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35467*/       OPC_RecordChild0, // #0 = $Vm
/*35468*/       OPC_Scope, 39, /*->35509*/ // 2 children in Scope
/*35470*/         OPC_CheckChild0Type, MVT::v4i16,
/*35472*/         OPC_RecordChild1, // #1 = $lane
/*35473*/         OPC_MoveChild, 1,
/*35475*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35478*/         OPC_MoveParent,
/*35479*/         OPC_CheckType, MVT::v4i16,
/*35481*/         OPC_MoveParent,
/*35482*/         OPC_RecordChild2, // #2 = $Vn
/*35483*/         OPC_CheckChild2Type, MVT::v4i16,
/*35485*/         OPC_CheckType, MVT::v4i32,
/*35487*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35489*/         OPC_EmitConvertToTarget, 1,
/*35491*/         OPC_EmitInteger, MVT::i32, 14, 
/*35494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35509*/       /*Scope*/ 39, /*->35549*/
/*35510*/         OPC_CheckChild0Type, MVT::v2i32,
/*35512*/         OPC_RecordChild1, // #1 = $lane
/*35513*/         OPC_MoveChild, 1,
/*35515*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35518*/         OPC_MoveParent,
/*35519*/         OPC_CheckType, MVT::v2i32,
/*35521*/         OPC_MoveParent,
/*35522*/         OPC_RecordChild2, // #2 = $Vn
/*35523*/         OPC_CheckChild2Type, MVT::v2i32,
/*35525*/         OPC_CheckType, MVT::v2i64,
/*35527*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35529*/         OPC_EmitConvertToTarget, 1,
/*35531*/         OPC_EmitInteger, MVT::i32, 14, 
/*35534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35537*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35549*/       0, /*End of Scope*/
/*35550*/     /*Scope*/ 55, /*->35606*/
/*35551*/       OPC_RecordChild1, // #0 = $Vn
/*35552*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->35579
/*35555*/         OPC_CheckChild1Type, MVT::v4i16,
/*35557*/         OPC_RecordChild2, // #1 = $Vm
/*35558*/         OPC_CheckChild2Type, MVT::v4i16,
/*35560*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35562*/         OPC_EmitInteger, MVT::i32, 14, 
/*35565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->35605
/*35581*/         OPC_CheckChild1Type, MVT::v2i32,
/*35583*/         OPC_RecordChild2, // #1 = $Vm
/*35584*/         OPC_CheckChild2Type, MVT::v2i32,
/*35586*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35588*/         OPC_EmitInteger, MVT::i32, 14, 
/*35591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*35606*/     0, /*End of Scope*/
/*35607*/   /*Scope*/ 62|128,2/*318*/, /*->35927*/
/*35609*/     OPC_CheckInteger, 61, 
/*35611*/     OPC_MoveParent,
/*35612*/     OPC_RecordChild1, // #0 = $src1
/*35613*/     OPC_Scope, 77, /*->35692*/ // 4 children in Scope
/*35615*/       OPC_CheckChild1Type, MVT::v4i32,
/*35617*/       OPC_RecordChild2, // #1 = $Vn
/*35618*/       OPC_CheckChild2Type, MVT::v4i16,
/*35620*/       OPC_Scope, 43, /*->35665*/ // 2 children in Scope
/*35622*/         OPC_MoveChild, 3,
/*35624*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35627*/         OPC_RecordChild0, // #2 = $Vm
/*35628*/         OPC_CheckChild0Type, MVT::v4i16,
/*35630*/         OPC_RecordChild1, // #3 = $lane
/*35631*/         OPC_MoveChild, 1,
/*35633*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35636*/         OPC_MoveParent,
/*35637*/         OPC_CheckType, MVT::v4i16,
/*35639*/         OPC_MoveParent,
/*35640*/         OPC_CheckType, MVT::v4i32,
/*35642*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35644*/         OPC_EmitConvertToTarget, 3,
/*35646*/         OPC_EmitInteger, MVT::i32, 14, 
/*35649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35665*/       /*Scope*/ 25, /*->35691*/
/*35666*/         OPC_RecordChild3, // #2 = $Vm
/*35667*/         OPC_CheckChild3Type, MVT::v4i16,
/*35669*/         OPC_CheckType, MVT::v4i32,
/*35671*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35673*/         OPC_EmitInteger, MVT::i32, 14, 
/*35676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35691*/       0, /*End of Scope*/
/*35692*/     /*Scope*/ 77, /*->35770*/
/*35693*/       OPC_CheckChild1Type, MVT::v2i64,
/*35695*/       OPC_RecordChild2, // #1 = $Vn
/*35696*/       OPC_CheckChild2Type, MVT::v2i32,
/*35698*/       OPC_Scope, 43, /*->35743*/ // 2 children in Scope
/*35700*/         OPC_MoveChild, 3,
/*35702*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35705*/         OPC_RecordChild0, // #2 = $Vm
/*35706*/         OPC_CheckChild0Type, MVT::v2i32,
/*35708*/         OPC_RecordChild1, // #3 = $lane
/*35709*/         OPC_MoveChild, 1,
/*35711*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35714*/         OPC_MoveParent,
/*35715*/         OPC_CheckType, MVT::v2i32,
/*35717*/         OPC_MoveParent,
/*35718*/         OPC_CheckType, MVT::v2i64,
/*35720*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35722*/         OPC_EmitConvertToTarget, 3,
/*35724*/         OPC_EmitInteger, MVT::i32, 14, 
/*35727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35743*/       /*Scope*/ 25, /*->35769*/
/*35744*/         OPC_RecordChild3, // #2 = $Vm
/*35745*/         OPC_CheckChild3Type, MVT::v2i32,
/*35747*/         OPC_CheckType, MVT::v2i64,
/*35749*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35751*/         OPC_EmitInteger, MVT::i32, 14, 
/*35754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35769*/       0, /*End of Scope*/
/*35770*/     /*Scope*/ 77, /*->35848*/
/*35771*/       OPC_CheckChild1Type, MVT::v4i16,
/*35773*/       OPC_RecordChild2, // #1 = $src1
/*35774*/       OPC_CheckChild2Type, MVT::v4i32,
/*35776*/       OPC_Scope, 43, /*->35821*/ // 2 children in Scope
/*35778*/         OPC_MoveChild, 3,
/*35780*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35783*/         OPC_RecordChild0, // #2 = $Vm
/*35784*/         OPC_CheckChild0Type, MVT::v4i16,
/*35786*/         OPC_RecordChild1, // #3 = $lane
/*35787*/         OPC_MoveChild, 1,
/*35789*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35792*/         OPC_MoveParent,
/*35793*/         OPC_CheckType, MVT::v4i16,
/*35795*/         OPC_MoveParent,
/*35796*/         OPC_CheckType, MVT::v4i32,
/*35798*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35800*/         OPC_EmitConvertToTarget, 3,
/*35802*/         OPC_EmitInteger, MVT::i32, 14, 
/*35805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35821*/       /*Scope*/ 25, /*->35847*/
/*35822*/         OPC_RecordChild3, // #2 = $Vm
/*35823*/         OPC_CheckChild3Type, MVT::v4i16,
/*35825*/         OPC_CheckType, MVT::v4i32,
/*35827*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35829*/         OPC_EmitInteger, MVT::i32, 14, 
/*35832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 61:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35847*/       0, /*End of Scope*/
/*35848*/     /*Scope*/ 77, /*->35926*/
/*35849*/       OPC_CheckChild1Type, MVT::v2i32,
/*35851*/       OPC_RecordChild2, // #1 = $src1
/*35852*/       OPC_CheckChild2Type, MVT::v2i64,
/*35854*/       OPC_Scope, 43, /*->35899*/ // 2 children in Scope
/*35856*/         OPC_MoveChild, 3,
/*35858*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35861*/         OPC_RecordChild0, // #2 = $Vm
/*35862*/         OPC_CheckChild0Type, MVT::v2i32,
/*35864*/         OPC_RecordChild1, // #3 = $lane
/*35865*/         OPC_MoveChild, 1,
/*35867*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35870*/         OPC_MoveParent,
/*35871*/         OPC_CheckType, MVT::v2i32,
/*35873*/         OPC_MoveParent,
/*35874*/         OPC_CheckType, MVT::v2i64,
/*35876*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35878*/         OPC_EmitConvertToTarget, 3,
/*35880*/         OPC_EmitInteger, MVT::i32, 14, 
/*35883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35899*/       /*Scope*/ 25, /*->35925*/
/*35900*/         OPC_RecordChild3, // #2 = $Vm
/*35901*/         OPC_CheckChild3Type, MVT::v2i32,
/*35903*/         OPC_CheckType, MVT::v2i64,
/*35905*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35907*/         OPC_EmitInteger, MVT::i32, 14, 
/*35910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 61:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35925*/       0, /*End of Scope*/
/*35926*/     0, /*End of Scope*/
/*35927*/   /*Scope*/ 62|128,2/*318*/, /*->36247*/
/*35929*/     OPC_CheckInteger, 62, 
/*35931*/     OPC_MoveParent,
/*35932*/     OPC_RecordChild1, // #0 = $src1
/*35933*/     OPC_Scope, 77, /*->36012*/ // 4 children in Scope
/*35935*/       OPC_CheckChild1Type, MVT::v4i32,
/*35937*/       OPC_RecordChild2, // #1 = $Vn
/*35938*/       OPC_CheckChild2Type, MVT::v4i16,
/*35940*/       OPC_Scope, 43, /*->35985*/ // 2 children in Scope
/*35942*/         OPC_MoveChild, 3,
/*35944*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35947*/         OPC_RecordChild0, // #2 = $Vm
/*35948*/         OPC_CheckChild0Type, MVT::v4i16,
/*35950*/         OPC_RecordChild1, // #3 = $lane
/*35951*/         OPC_MoveChild, 1,
/*35953*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35956*/         OPC_MoveParent,
/*35957*/         OPC_CheckType, MVT::v4i16,
/*35959*/         OPC_MoveParent,
/*35960*/         OPC_CheckType, MVT::v4i32,
/*35962*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35964*/         OPC_EmitConvertToTarget, 3,
/*35966*/         OPC_EmitInteger, MVT::i32, 14, 
/*35969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35985*/       /*Scope*/ 25, /*->36011*/
/*35986*/         OPC_RecordChild3, // #2 = $Vm
/*35987*/         OPC_CheckChild3Type, MVT::v4i16,
/*35989*/         OPC_CheckType, MVT::v4i32,
/*35991*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*35993*/         OPC_EmitInteger, MVT::i32, 14, 
/*35996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36011*/       0, /*End of Scope*/
/*36012*/     /*Scope*/ 77, /*->36090*/
/*36013*/       OPC_CheckChild1Type, MVT::v2i64,
/*36015*/       OPC_RecordChild2, // #1 = $Vn
/*36016*/       OPC_CheckChild2Type, MVT::v2i32,
/*36018*/       OPC_Scope, 43, /*->36063*/ // 2 children in Scope
/*36020*/         OPC_MoveChild, 3,
/*36022*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36025*/         OPC_RecordChild0, // #2 = $Vm
/*36026*/         OPC_CheckChild0Type, MVT::v2i32,
/*36028*/         OPC_RecordChild1, // #3 = $lane
/*36029*/         OPC_MoveChild, 1,
/*36031*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36034*/         OPC_MoveParent,
/*36035*/         OPC_CheckType, MVT::v2i32,
/*36037*/         OPC_MoveParent,
/*36038*/         OPC_CheckType, MVT::v2i64,
/*36040*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36042*/         OPC_EmitConvertToTarget, 3,
/*36044*/         OPC_EmitInteger, MVT::i32, 14, 
/*36047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36063*/       /*Scope*/ 25, /*->36089*/
/*36064*/         OPC_RecordChild3, // #2 = $Vm
/*36065*/         OPC_CheckChild3Type, MVT::v2i32,
/*36067*/         OPC_CheckType, MVT::v2i64,
/*36069*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36071*/         OPC_EmitInteger, MVT::i32, 14, 
/*36074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36089*/       0, /*End of Scope*/
/*36090*/     /*Scope*/ 77, /*->36168*/
/*36091*/       OPC_CheckChild1Type, MVT::v4i16,
/*36093*/       OPC_RecordChild2, // #1 = $src1
/*36094*/       OPC_CheckChild2Type, MVT::v4i32,
/*36096*/       OPC_Scope, 43, /*->36141*/ // 2 children in Scope
/*36098*/         OPC_MoveChild, 3,
/*36100*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36103*/         OPC_RecordChild0, // #2 = $Vm
/*36104*/         OPC_CheckChild0Type, MVT::v4i16,
/*36106*/         OPC_RecordChild1, // #3 = $lane
/*36107*/         OPC_MoveChild, 1,
/*36109*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36112*/         OPC_MoveParent,
/*36113*/         OPC_CheckType, MVT::v4i16,
/*36115*/         OPC_MoveParent,
/*36116*/         OPC_CheckType, MVT::v4i32,
/*36118*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36120*/         OPC_EmitConvertToTarget, 3,
/*36122*/         OPC_EmitInteger, MVT::i32, 14, 
/*36125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36141*/       /*Scope*/ 25, /*->36167*/
/*36142*/         OPC_RecordChild3, // #2 = $Vm
/*36143*/         OPC_CheckChild3Type, MVT::v4i16,
/*36145*/         OPC_CheckType, MVT::v4i32,
/*36147*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36149*/         OPC_EmitInteger, MVT::i32, 14, 
/*36152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36167*/       0, /*End of Scope*/
/*36168*/     /*Scope*/ 77, /*->36246*/
/*36169*/       OPC_CheckChild1Type, MVT::v2i32,
/*36171*/       OPC_RecordChild2, // #1 = $src1
/*36172*/       OPC_CheckChild2Type, MVT::v2i64,
/*36174*/       OPC_Scope, 43, /*->36219*/ // 2 children in Scope
/*36176*/         OPC_MoveChild, 3,
/*36178*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36181*/         OPC_RecordChild0, // #2 = $Vm
/*36182*/         OPC_CheckChild0Type, MVT::v2i32,
/*36184*/         OPC_RecordChild1, // #3 = $lane
/*36185*/         OPC_MoveChild, 1,
/*36187*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36190*/         OPC_MoveParent,
/*36191*/         OPC_CheckType, MVT::v2i32,
/*36193*/         OPC_MoveParent,
/*36194*/         OPC_CheckType, MVT::v2i64,
/*36196*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36198*/         OPC_EmitConvertToTarget, 3,
/*36200*/         OPC_EmitInteger, MVT::i32, 14, 
/*36203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36219*/       /*Scope*/ 25, /*->36245*/
/*36220*/         OPC_RecordChild3, // #2 = $Vm
/*36221*/         OPC_CheckChild3Type, MVT::v2i32,
/*36223*/         OPC_CheckType, MVT::v2i64,
/*36225*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36227*/         OPC_EmitInteger, MVT::i32, 14, 
/*36230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36245*/       0, /*End of Scope*/
/*36246*/     0, /*End of Scope*/
/*36247*/   /*Scope*/ 72, /*->36320*/
/*36248*/     OPC_CheckInteger, 24, 
/*36250*/     OPC_MoveParent,
/*36251*/     OPC_RecordChild1, // #0 = $Vm
/*36252*/     OPC_Scope, 32, /*->36286*/ // 2 children in Scope
/*36254*/       OPC_CheckChild1Type, MVT::v2f32,
/*36256*/       OPC_RecordChild2, // #1 = $SIMM
/*36257*/       OPC_MoveChild, 2,
/*36259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36262*/       OPC_MoveParent,
/*36263*/       OPC_CheckType, MVT::v2i32,
/*36265*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36267*/       OPC_EmitConvertToTarget, 1,
/*36269*/       OPC_EmitInteger, MVT::i32, 14, 
/*36272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*36286*/     /*Scope*/ 32, /*->36319*/
/*36287*/       OPC_CheckChild1Type, MVT::v4f32,
/*36289*/       OPC_RecordChild2, // #1 = $SIMM
/*36290*/       OPC_MoveChild, 2,
/*36292*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36295*/       OPC_MoveParent,
/*36296*/       OPC_CheckType, MVT::v4i32,
/*36298*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36300*/       OPC_EmitConvertToTarget, 1,
/*36302*/       OPC_EmitInteger, MVT::i32, 14, 
/*36305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*36319*/     0, /*End of Scope*/
/*36320*/   /*Scope*/ 72, /*->36393*/
/*36321*/     OPC_CheckInteger, 25, 
/*36323*/     OPC_MoveParent,
/*36324*/     OPC_RecordChild1, // #0 = $Vm
/*36325*/     OPC_Scope, 32, /*->36359*/ // 2 children in Scope
/*36327*/       OPC_CheckChild1Type, MVT::v2f32,
/*36329*/       OPC_RecordChild2, // #1 = $SIMM
/*36330*/       OPC_MoveChild, 2,
/*36332*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36335*/       OPC_MoveParent,
/*36336*/       OPC_CheckType, MVT::v2i32,
/*36338*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36340*/       OPC_EmitConvertToTarget, 1,
/*36342*/       OPC_EmitInteger, MVT::i32, 14, 
/*36345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*36359*/     /*Scope*/ 32, /*->36392*/
/*36360*/       OPC_CheckChild1Type, MVT::v4f32,
/*36362*/       OPC_RecordChild2, // #1 = $SIMM
/*36363*/       OPC_MoveChild, 2,
/*36365*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36368*/       OPC_MoveParent,
/*36369*/       OPC_CheckType, MVT::v4i32,
/*36371*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36373*/       OPC_EmitConvertToTarget, 1,
/*36375*/       OPC_EmitInteger, MVT::i32, 14, 
/*36378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*36392*/     0, /*End of Scope*/
/*36393*/   /*Scope*/ 34|128,1/*162*/, /*->36557*/
/*36395*/     OPC_CheckInteger, 30, 
/*36397*/     OPC_MoveParent,
/*36398*/     OPC_RecordChild1, // #0 = $Vn
/*36399*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->36426
/*36402*/       OPC_CheckChild1Type, MVT::v4i16,
/*36404*/       OPC_RecordChild2, // #1 = $Vm
/*36405*/       OPC_CheckChild2Type, MVT::v4i16,
/*36407*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36409*/       OPC_EmitInteger, MVT::i32, 14, 
/*36412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->36452
/*36428*/       OPC_CheckChild1Type, MVT::v2i32,
/*36430*/       OPC_RecordChild2, // #1 = $Vm
/*36431*/       OPC_CheckChild2Type, MVT::v2i32,
/*36433*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36435*/       OPC_EmitInteger, MVT::i32, 14, 
/*36438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->36478
/*36454*/       OPC_CheckChild1Type, MVT::v8i16,
/*36456*/       OPC_RecordChild2, // #1 = $Vm
/*36457*/       OPC_CheckChild2Type, MVT::v8i16,
/*36459*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36461*/       OPC_EmitInteger, MVT::i32, 14, 
/*36464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->36504
/*36480*/       OPC_CheckChild1Type, MVT::v4i32,
/*36482*/       OPC_RecordChild2, // #1 = $Vm
/*36483*/       OPC_CheckChild2Type, MVT::v4i32,
/*36485*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36487*/       OPC_EmitInteger, MVT::i32, 14, 
/*36490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->36530
/*36506*/       OPC_CheckChild1Type, MVT::v8i8,
/*36508*/       OPC_RecordChild2, // #1 = $Vm
/*36509*/       OPC_CheckChild2Type, MVT::v8i8,
/*36511*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36513*/       OPC_EmitInteger, MVT::i32, 14, 
/*36516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->36556
/*36532*/       OPC_CheckChild1Type, MVT::v16i8,
/*36534*/       OPC_RecordChild2, // #1 = $Vm
/*36535*/       OPC_CheckChild2Type, MVT::v16i8,
/*36537*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36539*/       OPC_EmitInteger, MVT::i32, 14, 
/*36542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*36557*/   /*Scope*/ 34|128,1/*162*/, /*->36721*/
/*36559*/     OPC_CheckInteger, 31, 
/*36561*/     OPC_MoveParent,
/*36562*/     OPC_RecordChild1, // #0 = $Vn
/*36563*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->36590
/*36566*/       OPC_CheckChild1Type, MVT::v4i16,
/*36568*/       OPC_RecordChild2, // #1 = $Vm
/*36569*/       OPC_CheckChild2Type, MVT::v4i16,
/*36571*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36573*/       OPC_EmitInteger, MVT::i32, 14, 
/*36576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->36616
/*36592*/       OPC_CheckChild1Type, MVT::v2i32,
/*36594*/       OPC_RecordChild2, // #1 = $Vm
/*36595*/       OPC_CheckChild2Type, MVT::v2i32,
/*36597*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36599*/       OPC_EmitInteger, MVT::i32, 14, 
/*36602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->36642
/*36618*/       OPC_CheckChild1Type, MVT::v8i16,
/*36620*/       OPC_RecordChild2, // #1 = $Vm
/*36621*/       OPC_CheckChild2Type, MVT::v8i16,
/*36623*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36625*/       OPC_EmitInteger, MVT::i32, 14, 
/*36628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->36668
/*36644*/       OPC_CheckChild1Type, MVT::v4i32,
/*36646*/       OPC_RecordChild2, // #1 = $Vm
/*36647*/       OPC_CheckChild2Type, MVT::v4i32,
/*36649*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36651*/       OPC_EmitInteger, MVT::i32, 14, 
/*36654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->36694
/*36670*/       OPC_CheckChild1Type, MVT::v8i8,
/*36672*/       OPC_RecordChild2, // #1 = $Vm
/*36673*/       OPC_CheckChild2Type, MVT::v8i8,
/*36675*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36677*/       OPC_EmitInteger, MVT::i32, 14, 
/*36680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->36720
/*36696*/       OPC_CheckChild1Type, MVT::v16i8,
/*36698*/       OPC_RecordChild2, // #1 = $Vm
/*36699*/       OPC_CheckChild2Type, MVT::v16i8,
/*36701*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36703*/       OPC_EmitInteger, MVT::i32, 14, 
/*36706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*36721*/   /*Scope*/ 34|128,1/*162*/, /*->36885*/
/*36723*/     OPC_CheckInteger, 86, 
/*36725*/     OPC_MoveParent,
/*36726*/     OPC_RecordChild1, // #0 = $Vn
/*36727*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->36754
/*36730*/       OPC_CheckChild1Type, MVT::v4i16,
/*36732*/       OPC_RecordChild2, // #1 = $Vm
/*36733*/       OPC_CheckChild2Type, MVT::v4i16,
/*36735*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36737*/       OPC_EmitInteger, MVT::i32, 14, 
/*36740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 86:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->36780
/*36756*/       OPC_CheckChild1Type, MVT::v2i32,
/*36758*/       OPC_RecordChild2, // #1 = $Vm
/*36759*/       OPC_CheckChild2Type, MVT::v2i32,
/*36761*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36763*/       OPC_EmitInteger, MVT::i32, 14, 
/*36766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 86:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->36806
/*36782*/       OPC_CheckChild1Type, MVT::v8i16,
/*36784*/       OPC_RecordChild2, // #1 = $Vm
/*36785*/       OPC_CheckChild2Type, MVT::v8i16,
/*36787*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36789*/       OPC_EmitInteger, MVT::i32, 14, 
/*36792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->36832
/*36808*/       OPC_CheckChild1Type, MVT::v4i32,
/*36810*/       OPC_RecordChild2, // #1 = $Vm
/*36811*/       OPC_CheckChild2Type, MVT::v4i32,
/*36813*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36815*/       OPC_EmitInteger, MVT::i32, 14, 
/*36818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->36858
/*36834*/       OPC_CheckChild1Type, MVT::v8i8,
/*36836*/       OPC_RecordChild2, // #1 = $Vm
/*36837*/       OPC_CheckChild2Type, MVT::v8i8,
/*36839*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36841*/       OPC_EmitInteger, MVT::i32, 14, 
/*36844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 86:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->36884
/*36860*/       OPC_CheckChild1Type, MVT::v16i8,
/*36862*/       OPC_RecordChild2, // #1 = $Vm
/*36863*/       OPC_CheckChild2Type, MVT::v16i8,
/*36865*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36867*/       OPC_EmitInteger, MVT::i32, 14, 
/*36870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 86:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*36885*/   /*Scope*/ 34|128,1/*162*/, /*->37049*/
/*36887*/     OPC_CheckInteger, 87, 
/*36889*/     OPC_MoveParent,
/*36890*/     OPC_RecordChild1, // #0 = $Vn
/*36891*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->36918
/*36894*/       OPC_CheckChild1Type, MVT::v4i16,
/*36896*/       OPC_RecordChild2, // #1 = $Vm
/*36897*/       OPC_CheckChild2Type, MVT::v4i16,
/*36899*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36901*/       OPC_EmitInteger, MVT::i32, 14, 
/*36904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->36944
/*36920*/       OPC_CheckChild1Type, MVT::v2i32,
/*36922*/       OPC_RecordChild2, // #1 = $Vm
/*36923*/       OPC_CheckChild2Type, MVT::v2i32,
/*36925*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36927*/       OPC_EmitInteger, MVT::i32, 14, 
/*36930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->36970
/*36946*/       OPC_CheckChild1Type, MVT::v8i16,
/*36948*/       OPC_RecordChild2, // #1 = $Vm
/*36949*/       OPC_CheckChild2Type, MVT::v8i16,
/*36951*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36953*/       OPC_EmitInteger, MVT::i32, 14, 
/*36956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->36996
/*36972*/       OPC_CheckChild1Type, MVT::v4i32,
/*36974*/       OPC_RecordChild2, // #1 = $Vm
/*36975*/       OPC_CheckChild2Type, MVT::v4i32,
/*36977*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*36979*/       OPC_EmitInteger, MVT::i32, 14, 
/*36982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37022
/*36998*/       OPC_CheckChild1Type, MVT::v8i8,
/*37000*/       OPC_RecordChild2, // #1 = $Vm
/*37001*/       OPC_CheckChild2Type, MVT::v8i8,
/*37003*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37005*/       OPC_EmitInteger, MVT::i32, 14, 
/*37008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37048
/*37024*/       OPC_CheckChild1Type, MVT::v16i8,
/*37026*/       OPC_RecordChild2, // #1 = $Vm
/*37027*/       OPC_CheckChild2Type, MVT::v16i8,
/*37029*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37031*/       OPC_EmitInteger, MVT::i32, 14, 
/*37034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37049*/   /*Scope*/ 86|128,1/*214*/, /*->37265*/
/*37051*/     OPC_CheckInteger, 59, 
/*37053*/     OPC_MoveParent,
/*37054*/     OPC_RecordChild1, // #0 = $Vn
/*37055*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->37082
/*37058*/       OPC_CheckChild1Type, MVT::v4i16,
/*37060*/       OPC_RecordChild2, // #1 = $Vm
/*37061*/       OPC_CheckChild2Type, MVT::v4i16,
/*37063*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37065*/       OPC_EmitInteger, MVT::i32, 14, 
/*37068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37108
/*37084*/       OPC_CheckChild1Type, MVT::v2i32,
/*37086*/       OPC_RecordChild2, // #1 = $Vm
/*37087*/       OPC_CheckChild2Type, MVT::v2i32,
/*37089*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37091*/       OPC_EmitInteger, MVT::i32, 14, 
/*37094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37134
/*37110*/       OPC_CheckChild1Type, MVT::v8i16,
/*37112*/       OPC_RecordChild2, // #1 = $Vm
/*37113*/       OPC_CheckChild2Type, MVT::v8i16,
/*37115*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37117*/       OPC_EmitInteger, MVT::i32, 14, 
/*37120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37160
/*37136*/       OPC_CheckChild1Type, MVT::v4i32,
/*37138*/       OPC_RecordChild2, // #1 = $Vm
/*37139*/       OPC_CheckChild2Type, MVT::v4i32,
/*37141*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37143*/       OPC_EmitInteger, MVT::i32, 14, 
/*37146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37186
/*37162*/       OPC_CheckChild1Type, MVT::v8i8,
/*37164*/       OPC_RecordChild2, // #1 = $Vm
/*37165*/       OPC_CheckChild2Type, MVT::v8i8,
/*37167*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37169*/       OPC_EmitInteger, MVT::i32, 14, 
/*37172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37212
/*37188*/       OPC_CheckChild1Type, MVT::v16i8,
/*37190*/       OPC_RecordChild2, // #1 = $Vm
/*37191*/       OPC_CheckChild2Type, MVT::v16i8,
/*37193*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37195*/       OPC_EmitInteger, MVT::i32, 14, 
/*37198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->37238
/*37214*/       OPC_CheckChild1Type, MVT::v1i64,
/*37216*/       OPC_RecordChild2, // #1 = $Vm
/*37217*/       OPC_CheckChild2Type, MVT::v1i64,
/*37219*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37221*/       OPC_EmitInteger, MVT::i32, 14, 
/*37224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 59:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->37264
/*37240*/       OPC_CheckChild1Type, MVT::v2i64,
/*37242*/       OPC_RecordChild2, // #1 = $Vm
/*37243*/       OPC_CheckChild2Type, MVT::v2i64,
/*37245*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37247*/       OPC_EmitInteger, MVT::i32, 14, 
/*37250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 59:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*37265*/   /*Scope*/ 86|128,1/*214*/, /*->37481*/
/*37267*/     OPC_CheckInteger, 60, 
/*37269*/     OPC_MoveParent,
/*37270*/     OPC_RecordChild1, // #0 = $Vn
/*37271*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->37298
/*37274*/       OPC_CheckChild1Type, MVT::v4i16,
/*37276*/       OPC_RecordChild2, // #1 = $Vm
/*37277*/       OPC_CheckChild2Type, MVT::v4i16,
/*37279*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37281*/       OPC_EmitInteger, MVT::i32, 14, 
/*37284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37324
/*37300*/       OPC_CheckChild1Type, MVT::v2i32,
/*37302*/       OPC_RecordChild2, // #1 = $Vm
/*37303*/       OPC_CheckChild2Type, MVT::v2i32,
/*37305*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37307*/       OPC_EmitInteger, MVT::i32, 14, 
/*37310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37350
/*37326*/       OPC_CheckChild1Type, MVT::v8i16,
/*37328*/       OPC_RecordChild2, // #1 = $Vm
/*37329*/       OPC_CheckChild2Type, MVT::v8i16,
/*37331*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37333*/       OPC_EmitInteger, MVT::i32, 14, 
/*37336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37376
/*37352*/       OPC_CheckChild1Type, MVT::v4i32,
/*37354*/       OPC_RecordChild2, // #1 = $Vm
/*37355*/       OPC_CheckChild2Type, MVT::v4i32,
/*37357*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37359*/       OPC_EmitInteger, MVT::i32, 14, 
/*37362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37402
/*37378*/       OPC_CheckChild1Type, MVT::v8i8,
/*37380*/       OPC_RecordChild2, // #1 = $Vm
/*37381*/       OPC_CheckChild2Type, MVT::v8i8,
/*37383*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37385*/       OPC_EmitInteger, MVT::i32, 14, 
/*37388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37428
/*37404*/       OPC_CheckChild1Type, MVT::v16i8,
/*37406*/       OPC_RecordChild2, // #1 = $Vm
/*37407*/       OPC_CheckChild2Type, MVT::v16i8,
/*37409*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37411*/       OPC_EmitInteger, MVT::i32, 14, 
/*37414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->37454
/*37430*/       OPC_CheckChild1Type, MVT::v1i64,
/*37432*/       OPC_RecordChild2, // #1 = $Vm
/*37433*/       OPC_CheckChild2Type, MVT::v1i64,
/*37435*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37437*/       OPC_EmitInteger, MVT::i32, 14, 
/*37440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->37480
/*37456*/       OPC_CheckChild1Type, MVT::v2i64,
/*37458*/       OPC_RecordChild2, // #1 = $Vm
/*37459*/       OPC_CheckChild2Type, MVT::v2i64,
/*37461*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37463*/       OPC_EmitInteger, MVT::i32, 14, 
/*37466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*37481*/   /*Scope*/ 84, /*->37566*/
/*37482*/     OPC_CheckInteger, 20, 
/*37484*/     OPC_MoveParent,
/*37485*/     OPC_RecordChild1, // #0 = $Vn
/*37486*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->37513
/*37489*/       OPC_CheckChild1Type, MVT::v8i16,
/*37491*/       OPC_RecordChild2, // #1 = $Vm
/*37492*/       OPC_CheckChild2Type, MVT::v8i16,
/*37494*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37496*/       OPC_EmitInteger, MVT::i32, 14, 
/*37499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->37539
/*37515*/       OPC_CheckChild1Type, MVT::v4i32,
/*37517*/       OPC_RecordChild2, // #1 = $Vm
/*37518*/       OPC_CheckChild2Type, MVT::v4i32,
/*37520*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37522*/       OPC_EmitInteger, MVT::i32, 14, 
/*37525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37565
/*37541*/       OPC_CheckChild1Type, MVT::v2i64,
/*37543*/       OPC_RecordChild2, // #1 = $Vm
/*37544*/       OPC_CheckChild2Type, MVT::v2i64,
/*37546*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37548*/       OPC_EmitInteger, MVT::i32, 14, 
/*37551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*37566*/   /*Scope*/ 84, /*->37651*/
/*37567*/     OPC_CheckInteger, 83, 
/*37569*/     OPC_MoveParent,
/*37570*/     OPC_RecordChild1, // #0 = $Vn
/*37571*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->37598
/*37574*/       OPC_CheckChild1Type, MVT::v8i16,
/*37576*/       OPC_RecordChild2, // #1 = $Vm
/*37577*/       OPC_CheckChild2Type, MVT::v8i16,
/*37579*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37581*/       OPC_EmitInteger, MVT::i32, 14, 
/*37584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->37624
/*37600*/       OPC_CheckChild1Type, MVT::v4i32,
/*37602*/       OPC_RecordChild2, // #1 = $Vm
/*37603*/       OPC_CheckChild2Type, MVT::v4i32,
/*37605*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37607*/       OPC_EmitInteger, MVT::i32, 14, 
/*37610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37650
/*37626*/       OPC_CheckChild1Type, MVT::v2i64,
/*37628*/       OPC_RecordChild2, // #1 = $Vm
/*37629*/       OPC_CheckChild2Type, MVT::v2i64,
/*37631*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37633*/       OPC_EmitInteger, MVT::i32, 14, 
/*37636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*37651*/   /*Scope*/ 58, /*->37710*/
/*37652*/     OPC_CheckInteger, 48, 
/*37654*/     OPC_MoveParent,
/*37655*/     OPC_RecordChild1, // #0 = $Vn
/*37656*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->37683
/*37659*/       OPC_CheckChild1Type, MVT::v8i8,
/*37661*/       OPC_RecordChild2, // #1 = $Vm
/*37662*/       OPC_CheckChild2Type, MVT::v8i8,
/*37664*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37666*/       OPC_EmitInteger, MVT::i32, 14, 
/*37669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37709
/*37685*/       OPC_CheckChild1Type, MVT::v16i8,
/*37687*/       OPC_RecordChild2, // #1 = $Vm
/*37688*/       OPC_CheckChild2Type, MVT::v16i8,
/*37690*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37692*/       OPC_EmitInteger, MVT::i32, 14, 
/*37695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37710*/   /*Scope*/ 30, /*->37741*/
/*37711*/     OPC_CheckInteger, 45, 
/*37713*/     OPC_MoveParent,
/*37714*/     OPC_RecordChild1, // #0 = $Vn
/*37715*/     OPC_CheckChild1Type, MVT::v8i8,
/*37717*/     OPC_RecordChild2, // #1 = $Vm
/*37718*/     OPC_CheckChild2Type, MVT::v8i8,
/*37720*/     OPC_CheckType, MVT::v8i16,
/*37722*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37724*/     OPC_EmitInteger, MVT::i32, 14, 
/*37727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37741*/   /*Scope*/ 34|128,1/*162*/, /*->37905*/
/*37743*/     OPC_CheckInteger, 32, 
/*37745*/     OPC_MoveParent,
/*37746*/     OPC_RecordChild1, // #0 = $Vn
/*37747*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->37774
/*37750*/       OPC_CheckChild1Type, MVT::v4i16,
/*37752*/       OPC_RecordChild2, // #1 = $Vm
/*37753*/       OPC_CheckChild2Type, MVT::v4i16,
/*37755*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37757*/       OPC_EmitInteger, MVT::i32, 14, 
/*37760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37800
/*37776*/       OPC_CheckChild1Type, MVT::v2i32,
/*37778*/       OPC_RecordChild2, // #1 = $Vm
/*37779*/       OPC_CheckChild2Type, MVT::v2i32,
/*37781*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37783*/       OPC_EmitInteger, MVT::i32, 14, 
/*37786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37826
/*37802*/       OPC_CheckChild1Type, MVT::v8i16,
/*37804*/       OPC_RecordChild2, // #1 = $Vm
/*37805*/       OPC_CheckChild2Type, MVT::v8i16,
/*37807*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37809*/       OPC_EmitInteger, MVT::i32, 14, 
/*37812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->37852
/*37828*/       OPC_CheckChild1Type, MVT::v4i32,
/*37830*/       OPC_RecordChild2, // #1 = $Vm
/*37831*/       OPC_CheckChild2Type, MVT::v4i32,
/*37833*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37835*/       OPC_EmitInteger, MVT::i32, 14, 
/*37838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->37878
/*37854*/       OPC_CheckChild1Type, MVT::v8i8,
/*37856*/       OPC_RecordChild2, // #1 = $Vm
/*37857*/       OPC_CheckChild2Type, MVT::v8i8,
/*37859*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37861*/       OPC_EmitInteger, MVT::i32, 14, 
/*37864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->37904
/*37880*/       OPC_CheckChild1Type, MVT::v16i8,
/*37882*/       OPC_RecordChild2, // #1 = $Vm
/*37883*/       OPC_CheckChild2Type, MVT::v16i8,
/*37885*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37887*/       OPC_EmitInteger, MVT::i32, 14, 
/*37890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*37905*/   /*Scope*/ 34|128,1/*162*/, /*->38069*/
/*37907*/     OPC_CheckInteger, 33, 
/*37909*/     OPC_MoveParent,
/*37910*/     OPC_RecordChild1, // #0 = $Vn
/*37911*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->37938
/*37914*/       OPC_CheckChild1Type, MVT::v4i16,
/*37916*/       OPC_RecordChild2, // #1 = $Vm
/*37917*/       OPC_CheckChild2Type, MVT::v4i16,
/*37919*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37921*/       OPC_EmitInteger, MVT::i32, 14, 
/*37924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->37964
/*37940*/       OPC_CheckChild1Type, MVT::v2i32,
/*37942*/       OPC_RecordChild2, // #1 = $Vm
/*37943*/       OPC_CheckChild2Type, MVT::v2i32,
/*37945*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37947*/       OPC_EmitInteger, MVT::i32, 14, 
/*37950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->37990
/*37966*/       OPC_CheckChild1Type, MVT::v8i16,
/*37968*/       OPC_RecordChild2, // #1 = $Vm
/*37969*/       OPC_CheckChild2Type, MVT::v8i16,
/*37971*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37973*/       OPC_EmitInteger, MVT::i32, 14, 
/*37976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38016
/*37992*/       OPC_CheckChild1Type, MVT::v4i32,
/*37994*/       OPC_RecordChild2, // #1 = $Vm
/*37995*/       OPC_CheckChild2Type, MVT::v4i32,
/*37997*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*37999*/       OPC_EmitInteger, MVT::i32, 14, 
/*38002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38042
/*38018*/       OPC_CheckChild1Type, MVT::v8i8,
/*38020*/       OPC_RecordChild2, // #1 = $Vm
/*38021*/       OPC_CheckChild2Type, MVT::v8i8,
/*38023*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38025*/       OPC_EmitInteger, MVT::i32, 14, 
/*38028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38068
/*38044*/       OPC_CheckChild1Type, MVT::v16i8,
/*38046*/       OPC_RecordChild2, // #1 = $Vm
/*38047*/       OPC_CheckChild2Type, MVT::v16i8,
/*38049*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38051*/       OPC_EmitInteger, MVT::i32, 14, 
/*38054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*38069*/   /*Scope*/ 86|128,1/*214*/, /*->38285*/
/*38071*/     OPC_CheckInteger, 81, 
/*38073*/     OPC_MoveParent,
/*38074*/     OPC_RecordChild1, // #0 = $Vn
/*38075*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->38102
/*38078*/       OPC_CheckChild1Type, MVT::v4i16,
/*38080*/       OPC_RecordChild2, // #1 = $Vm
/*38081*/       OPC_CheckChild2Type, MVT::v4i16,
/*38083*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38085*/       OPC_EmitInteger, MVT::i32, 14, 
/*38088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38128
/*38104*/       OPC_CheckChild1Type, MVT::v2i32,
/*38106*/       OPC_RecordChild2, // #1 = $Vm
/*38107*/       OPC_CheckChild2Type, MVT::v2i32,
/*38109*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38111*/       OPC_EmitInteger, MVT::i32, 14, 
/*38114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38154
/*38130*/       OPC_CheckChild1Type, MVT::v8i16,
/*38132*/       OPC_RecordChild2, // #1 = $Vm
/*38133*/       OPC_CheckChild2Type, MVT::v8i16,
/*38135*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38137*/       OPC_EmitInteger, MVT::i32, 14, 
/*38140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38180
/*38156*/       OPC_CheckChild1Type, MVT::v4i32,
/*38158*/       OPC_RecordChild2, // #1 = $Vm
/*38159*/       OPC_CheckChild2Type, MVT::v4i32,
/*38161*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38163*/       OPC_EmitInteger, MVT::i32, 14, 
/*38166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38206
/*38182*/       OPC_CheckChild1Type, MVT::v8i8,
/*38184*/       OPC_RecordChild2, // #1 = $Vm
/*38185*/       OPC_CheckChild2Type, MVT::v8i8,
/*38187*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38189*/       OPC_EmitInteger, MVT::i32, 14, 
/*38192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38232
/*38208*/       OPC_CheckChild1Type, MVT::v16i8,
/*38210*/       OPC_RecordChild2, // #1 = $Vm
/*38211*/       OPC_CheckChild2Type, MVT::v16i8,
/*38213*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38215*/       OPC_EmitInteger, MVT::i32, 14, 
/*38218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->38258
/*38234*/       OPC_CheckChild1Type, MVT::v1i64,
/*38236*/       OPC_RecordChild2, // #1 = $Vm
/*38237*/       OPC_CheckChild2Type, MVT::v1i64,
/*38239*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38241*/       OPC_EmitInteger, MVT::i32, 14, 
/*38244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->38284
/*38260*/       OPC_CheckChild1Type, MVT::v2i64,
/*38262*/       OPC_RecordChild2, // #1 = $Vm
/*38263*/       OPC_CheckChild2Type, MVT::v2i64,
/*38265*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38267*/       OPC_EmitInteger, MVT::i32, 14, 
/*38270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38285*/   /*Scope*/ 86|128,1/*214*/, /*->38501*/
/*38287*/     OPC_CheckInteger, 82, 
/*38289*/     OPC_MoveParent,
/*38290*/     OPC_RecordChild1, // #0 = $Vn
/*38291*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->38318
/*38294*/       OPC_CheckChild1Type, MVT::v4i16,
/*38296*/       OPC_RecordChild2, // #1 = $Vm
/*38297*/       OPC_CheckChild2Type, MVT::v4i16,
/*38299*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38301*/       OPC_EmitInteger, MVT::i32, 14, 
/*38304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38344
/*38320*/       OPC_CheckChild1Type, MVT::v2i32,
/*38322*/       OPC_RecordChild2, // #1 = $Vm
/*38323*/       OPC_CheckChild2Type, MVT::v2i32,
/*38325*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38327*/       OPC_EmitInteger, MVT::i32, 14, 
/*38330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38370
/*38346*/       OPC_CheckChild1Type, MVT::v8i16,
/*38348*/       OPC_RecordChild2, // #1 = $Vm
/*38349*/       OPC_CheckChild2Type, MVT::v8i16,
/*38351*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38353*/       OPC_EmitInteger, MVT::i32, 14, 
/*38356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38396
/*38372*/       OPC_CheckChild1Type, MVT::v4i32,
/*38374*/       OPC_RecordChild2, // #1 = $Vm
/*38375*/       OPC_CheckChild2Type, MVT::v4i32,
/*38377*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38379*/       OPC_EmitInteger, MVT::i32, 14, 
/*38382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38422
/*38398*/       OPC_CheckChild1Type, MVT::v8i8,
/*38400*/       OPC_RecordChild2, // #1 = $Vm
/*38401*/       OPC_CheckChild2Type, MVT::v8i8,
/*38403*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38405*/       OPC_EmitInteger, MVT::i32, 14, 
/*38408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38448
/*38424*/       OPC_CheckChild1Type, MVT::v16i8,
/*38426*/       OPC_RecordChild2, // #1 = $Vm
/*38427*/       OPC_CheckChild2Type, MVT::v16i8,
/*38429*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38431*/       OPC_EmitInteger, MVT::i32, 14, 
/*38434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->38474
/*38450*/       OPC_CheckChild1Type, MVT::v1i64,
/*38452*/       OPC_RecordChild2, // #1 = $Vm
/*38453*/       OPC_CheckChild2Type, MVT::v1i64,
/*38455*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38457*/       OPC_EmitInteger, MVT::i32, 14, 
/*38460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->38500
/*38476*/       OPC_CheckChild1Type, MVT::v2i64,
/*38478*/       OPC_RecordChild2, // #1 = $Vm
/*38479*/       OPC_CheckChild2Type, MVT::v2i64,
/*38481*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38483*/       OPC_EmitInteger, MVT::i32, 14, 
/*38486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38501*/   /*Scope*/ 84, /*->38586*/
/*38502*/     OPC_CheckInteger, 107, 
/*38504*/     OPC_MoveParent,
/*38505*/     OPC_RecordChild1, // #0 = $Vn
/*38506*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->38533
/*38509*/       OPC_CheckChild1Type, MVT::v8i16,
/*38511*/       OPC_RecordChild2, // #1 = $Vm
/*38512*/       OPC_CheckChild2Type, MVT::v8i16,
/*38514*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38516*/       OPC_EmitInteger, MVT::i32, 14, 
/*38519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 107:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->38559
/*38535*/       OPC_CheckChild1Type, MVT::v4i32,
/*38537*/       OPC_RecordChild2, // #1 = $Vm
/*38538*/       OPC_CheckChild2Type, MVT::v4i32,
/*38540*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38542*/       OPC_EmitInteger, MVT::i32, 14, 
/*38545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 107:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38585
/*38561*/       OPC_CheckChild1Type, MVT::v2i64,
/*38563*/       OPC_RecordChild2, // #1 = $Vm
/*38564*/       OPC_CheckChild2Type, MVT::v2i64,
/*38566*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38568*/       OPC_EmitInteger, MVT::i32, 14, 
/*38571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 107:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38586*/   /*Scope*/ 84, /*->38671*/
/*38587*/     OPC_CheckInteger, 93, 
/*38589*/     OPC_MoveParent,
/*38590*/     OPC_RecordChild1, // #0 = $Vn
/*38591*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->38618
/*38594*/       OPC_CheckChild1Type, MVT::v8i16,
/*38596*/       OPC_RecordChild2, // #1 = $Vm
/*38597*/       OPC_CheckChild2Type, MVT::v8i16,
/*38599*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38601*/       OPC_EmitInteger, MVT::i32, 14, 
/*38604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 93:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->38644
/*38620*/       OPC_CheckChild1Type, MVT::v4i32,
/*38622*/       OPC_RecordChild2, // #1 = $Vm
/*38623*/       OPC_CheckChild2Type, MVT::v4i32,
/*38625*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38627*/       OPC_EmitInteger, MVT::i32, 14, 
/*38630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 93:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38670
/*38646*/       OPC_CheckChild1Type, MVT::v2i64,
/*38648*/       OPC_RecordChild2, // #1 = $Vm
/*38649*/       OPC_CheckChild2Type, MVT::v2i64,
/*38651*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38653*/       OPC_EmitInteger, MVT::i32, 14, 
/*38656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 93:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*38671*/   /*Scope*/ 24, /*->38696*/
/*38672*/     OPC_CheckInteger, 16, 
/*38674*/     OPC_MoveParent,
/*38675*/     OPC_RecordChild1, // #0 = $Vn
/*38676*/     OPC_RecordChild2, // #1 = $Vm
/*38677*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38679*/     OPC_EmitInteger, MVT::i32, 14, 
/*38682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*38696*/   /*Scope*/ 24, /*->38721*/
/*38697*/     OPC_CheckInteger, 17, 
/*38699*/     OPC_MoveParent,
/*38700*/     OPC_RecordChild1, // #0 = $Vn
/*38701*/     OPC_RecordChild2, // #1 = $Vm
/*38702*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38704*/     OPC_EmitInteger, MVT::i32, 14, 
/*38707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*38721*/   /*Scope*/ 24, /*->38746*/
/*38722*/     OPC_CheckInteger, 18, 
/*38724*/     OPC_MoveParent,
/*38725*/     OPC_RecordChild1, // #0 = $Vn
/*38726*/     OPC_RecordChild2, // #1 = $Vm
/*38727*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38729*/     OPC_EmitInteger, MVT::i32, 14, 
/*38732*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38735*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*38746*/   /*Scope*/ 24, /*->38771*/
/*38747*/     OPC_CheckInteger, 19, 
/*38749*/     OPC_MoveParent,
/*38750*/     OPC_RecordChild1, // #0 = $Vn
/*38751*/     OPC_RecordChild2, // #1 = $Vm
/*38752*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38754*/     OPC_EmitInteger, MVT::i32, 14, 
/*38757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*38771*/   /*Scope*/ 86|128,1/*214*/, /*->38987*/
/*38773*/     OPC_CheckInteger, 13, 
/*38775*/     OPC_MoveParent,
/*38776*/     OPC_RecordChild1, // #0 = $Vn
/*38777*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->38804
/*38780*/       OPC_CheckChild1Type, MVT::v4i16,
/*38782*/       OPC_RecordChild2, // #1 = $Vm
/*38783*/       OPC_CheckChild2Type, MVT::v4i16,
/*38785*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38787*/       OPC_EmitInteger, MVT::i32, 14, 
/*38790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->38830
/*38806*/       OPC_CheckChild1Type, MVT::v2i32,
/*38808*/       OPC_RecordChild2, // #1 = $Vm
/*38809*/       OPC_CheckChild2Type, MVT::v2i32,
/*38811*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38813*/       OPC_EmitInteger, MVT::i32, 14, 
/*38816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->38856
/*38832*/       OPC_CheckChild1Type, MVT::v8i16,
/*38834*/       OPC_RecordChild2, // #1 = $Vm
/*38835*/       OPC_CheckChild2Type, MVT::v8i16,
/*38837*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38839*/       OPC_EmitInteger, MVT::i32, 14, 
/*38842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->38882
/*38858*/       OPC_CheckChild1Type, MVT::v4i32,
/*38860*/       OPC_RecordChild2, // #1 = $Vm
/*38861*/       OPC_CheckChild2Type, MVT::v4i32,
/*38863*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38865*/       OPC_EmitInteger, MVT::i32, 14, 
/*38868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->38908
/*38884*/       OPC_CheckChild1Type, MVT::v8i8,
/*38886*/       OPC_RecordChild2, // #1 = $Vm
/*38887*/       OPC_CheckChild2Type, MVT::v8i8,
/*38889*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38891*/       OPC_EmitInteger, MVT::i32, 14, 
/*38894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->38934
/*38910*/       OPC_CheckChild1Type, MVT::v16i8,
/*38912*/       OPC_RecordChild2, // #1 = $Vm
/*38913*/       OPC_CheckChild2Type, MVT::v16i8,
/*38915*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38917*/       OPC_EmitInteger, MVT::i32, 14, 
/*38920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->38960
/*38936*/       OPC_CheckChild1Type, MVT::v2f32,
/*38938*/       OPC_RecordChild2, // #1 = $Vm
/*38939*/       OPC_CheckChild2Type, MVT::v2f32,
/*38941*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38943*/       OPC_EmitInteger, MVT::i32, 14, 
/*38946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->38986
/*38962*/       OPC_CheckChild1Type, MVT::v4f32,
/*38964*/       OPC_RecordChild2, // #1 = $Vm
/*38965*/       OPC_CheckChild2Type, MVT::v4f32,
/*38967*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*38969*/       OPC_EmitInteger, MVT::i32, 14, 
/*38972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*38987*/   /*Scope*/ 34|128,1/*162*/, /*->39151*/
/*38989*/     OPC_CheckInteger, 14, 
/*38991*/     OPC_MoveParent,
/*38992*/     OPC_RecordChild1, // #0 = $Vn
/*38993*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39020
/*38996*/       OPC_CheckChild1Type, MVT::v4i16,
/*38998*/       OPC_RecordChild2, // #1 = $Vm
/*38999*/       OPC_CheckChild2Type, MVT::v4i16,
/*39001*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39003*/       OPC_EmitInteger, MVT::i32, 14, 
/*39006*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39009*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39046
/*39022*/       OPC_CheckChild1Type, MVT::v2i32,
/*39024*/       OPC_RecordChild2, // #1 = $Vm
/*39025*/       OPC_CheckChild2Type, MVT::v2i32,
/*39027*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39029*/       OPC_EmitInteger, MVT::i32, 14, 
/*39032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39072
/*39048*/       OPC_CheckChild1Type, MVT::v8i16,
/*39050*/       OPC_RecordChild2, // #1 = $Vm
/*39051*/       OPC_CheckChild2Type, MVT::v8i16,
/*39053*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39055*/       OPC_EmitInteger, MVT::i32, 14, 
/*39058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39098
/*39074*/       OPC_CheckChild1Type, MVT::v4i32,
/*39076*/       OPC_RecordChild2, // #1 = $Vm
/*39077*/       OPC_CheckChild2Type, MVT::v4i32,
/*39079*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39081*/       OPC_EmitInteger, MVT::i32, 14, 
/*39084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39124
/*39100*/       OPC_CheckChild1Type, MVT::v8i8,
/*39102*/       OPC_RecordChild2, // #1 = $Vm
/*39103*/       OPC_CheckChild2Type, MVT::v8i8,
/*39105*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39107*/       OPC_EmitInteger, MVT::i32, 14, 
/*39110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39150
/*39126*/       OPC_CheckChild1Type, MVT::v16i8,
/*39128*/       OPC_RecordChild2, // #1 = $Vm
/*39129*/       OPC_CheckChild2Type, MVT::v16i8,
/*39131*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39133*/       OPC_EmitInteger, MVT::i32, 14, 
/*39136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39151*/   /*Scope*/ 86|128,1/*214*/, /*->39367*/
/*39153*/     OPC_CheckInteger, 41, 
/*39155*/     OPC_MoveParent,
/*39156*/     OPC_RecordChild1, // #0 = $Vn
/*39157*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->39184
/*39160*/       OPC_CheckChild1Type, MVT::v4i16,
/*39162*/       OPC_RecordChild2, // #1 = $Vm
/*39163*/       OPC_CheckChild2Type, MVT::v4i16,
/*39165*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39167*/       OPC_EmitInteger, MVT::i32, 14, 
/*39170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39210
/*39186*/       OPC_CheckChild1Type, MVT::v2i32,
/*39188*/       OPC_RecordChild2, // #1 = $Vm
/*39189*/       OPC_CheckChild2Type, MVT::v2i32,
/*39191*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39193*/       OPC_EmitInteger, MVT::i32, 14, 
/*39196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39236
/*39212*/       OPC_CheckChild1Type, MVT::v8i16,
/*39214*/       OPC_RecordChild2, // #1 = $Vm
/*39215*/       OPC_CheckChild2Type, MVT::v8i16,
/*39217*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39219*/       OPC_EmitInteger, MVT::i32, 14, 
/*39222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39262
/*39238*/       OPC_CheckChild1Type, MVT::v4i32,
/*39240*/       OPC_RecordChild2, // #1 = $Vm
/*39241*/       OPC_CheckChild2Type, MVT::v4i32,
/*39243*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39245*/       OPC_EmitInteger, MVT::i32, 14, 
/*39248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39288
/*39264*/       OPC_CheckChild1Type, MVT::v8i8,
/*39266*/       OPC_RecordChild2, // #1 = $Vm
/*39267*/       OPC_CheckChild2Type, MVT::v8i8,
/*39269*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39271*/       OPC_EmitInteger, MVT::i32, 14, 
/*39274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39277*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 41:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39314
/*39290*/       OPC_CheckChild1Type, MVT::v16i8,
/*39292*/       OPC_RecordChild2, // #1 = $Vm
/*39293*/       OPC_CheckChild2Type, MVT::v16i8,
/*39295*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39297*/       OPC_EmitInteger, MVT::i32, 14, 
/*39300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 41:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->39340
/*39316*/       OPC_CheckChild1Type, MVT::v2f32,
/*39318*/       OPC_RecordChild2, // #1 = $Vm
/*39319*/       OPC_CheckChild2Type, MVT::v2f32,
/*39321*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39323*/       OPC_EmitInteger, MVT::i32, 14, 
/*39326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 41:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->39366
/*39342*/       OPC_CheckChild1Type, MVT::v4f32,
/*39344*/       OPC_RecordChild2, // #1 = $Vm
/*39345*/       OPC_CheckChild2Type, MVT::v4f32,
/*39347*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39349*/       OPC_EmitInteger, MVT::i32, 14, 
/*39352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 41:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*39367*/   /*Scope*/ 34|128,1/*162*/, /*->39531*/
/*39369*/     OPC_CheckInteger, 42, 
/*39371*/     OPC_MoveParent,
/*39372*/     OPC_RecordChild1, // #0 = $Vn
/*39373*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39400
/*39376*/       OPC_CheckChild1Type, MVT::v4i16,
/*39378*/       OPC_RecordChild2, // #1 = $Vm
/*39379*/       OPC_CheckChild2Type, MVT::v4i16,
/*39381*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39383*/       OPC_EmitInteger, MVT::i32, 14, 
/*39386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39426
/*39402*/       OPC_CheckChild1Type, MVT::v2i32,
/*39404*/       OPC_RecordChild2, // #1 = $Vm
/*39405*/       OPC_CheckChild2Type, MVT::v2i32,
/*39407*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39409*/       OPC_EmitInteger, MVT::i32, 14, 
/*39412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39452
/*39428*/       OPC_CheckChild1Type, MVT::v8i16,
/*39430*/       OPC_RecordChild2, // #1 = $Vm
/*39431*/       OPC_CheckChild2Type, MVT::v8i16,
/*39433*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39435*/       OPC_EmitInteger, MVT::i32, 14, 
/*39438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39478
/*39454*/       OPC_CheckChild1Type, MVT::v4i32,
/*39456*/       OPC_RecordChild2, // #1 = $Vm
/*39457*/       OPC_CheckChild2Type, MVT::v4i32,
/*39459*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39461*/       OPC_EmitInteger, MVT::i32, 14, 
/*39464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39504
/*39480*/       OPC_CheckChild1Type, MVT::v8i8,
/*39482*/       OPC_RecordChild2, // #1 = $Vm
/*39483*/       OPC_CheckChild2Type, MVT::v8i8,
/*39485*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39487*/       OPC_EmitInteger, MVT::i32, 14, 
/*39490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39530
/*39506*/       OPC_CheckChild1Type, MVT::v16i8,
/*39508*/       OPC_RecordChild2, // #1 = $Vm
/*39509*/       OPC_CheckChild2Type, MVT::v16i8,
/*39511*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39513*/       OPC_EmitInteger, MVT::i32, 14, 
/*39516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39531*/   /*Scope*/ 86|128,1/*214*/, /*->39747*/
/*39533*/     OPC_CheckInteger, 43, 
/*39535*/     OPC_MoveParent,
/*39536*/     OPC_RecordChild1, // #0 = $Vn
/*39537*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->39564
/*39540*/       OPC_CheckChild1Type, MVT::v4i16,
/*39542*/       OPC_RecordChild2, // #1 = $Vm
/*39543*/       OPC_CheckChild2Type, MVT::v4i16,
/*39545*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39547*/       OPC_EmitInteger, MVT::i32, 14, 
/*39550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39590
/*39566*/       OPC_CheckChild1Type, MVT::v2i32,
/*39568*/       OPC_RecordChild2, // #1 = $Vm
/*39569*/       OPC_CheckChild2Type, MVT::v2i32,
/*39571*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39573*/       OPC_EmitInteger, MVT::i32, 14, 
/*39576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39616
/*39592*/       OPC_CheckChild1Type, MVT::v8i16,
/*39594*/       OPC_RecordChild2, // #1 = $Vm
/*39595*/       OPC_CheckChild2Type, MVT::v8i16,
/*39597*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39599*/       OPC_EmitInteger, MVT::i32, 14, 
/*39602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39642
/*39618*/       OPC_CheckChild1Type, MVT::v4i32,
/*39620*/       OPC_RecordChild2, // #1 = $Vm
/*39621*/       OPC_CheckChild2Type, MVT::v4i32,
/*39623*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39625*/       OPC_EmitInteger, MVT::i32, 14, 
/*39628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39668
/*39644*/       OPC_CheckChild1Type, MVT::v8i8,
/*39646*/       OPC_RecordChild2, // #1 = $Vm
/*39647*/       OPC_CheckChild2Type, MVT::v8i8,
/*39649*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39651*/       OPC_EmitInteger, MVT::i32, 14, 
/*39654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39694
/*39670*/       OPC_CheckChild1Type, MVT::v16i8,
/*39672*/       OPC_RecordChild2, // #1 = $Vm
/*39673*/       OPC_CheckChild2Type, MVT::v16i8,
/*39675*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39677*/       OPC_EmitInteger, MVT::i32, 14, 
/*39680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->39720
/*39696*/       OPC_CheckChild1Type, MVT::v2f32,
/*39698*/       OPC_RecordChild2, // #1 = $Vm
/*39699*/       OPC_CheckChild2Type, MVT::v2f32,
/*39701*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39703*/       OPC_EmitInteger, MVT::i32, 14, 
/*39706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->39746
/*39722*/       OPC_CheckChild1Type, MVT::v4f32,
/*39724*/       OPC_RecordChild2, // #1 = $Vm
/*39725*/       OPC_CheckChild2Type, MVT::v4f32,
/*39727*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39729*/       OPC_EmitInteger, MVT::i32, 14, 
/*39732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 43:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*39747*/   /*Scope*/ 34|128,1/*162*/, /*->39911*/
/*39749*/     OPC_CheckInteger, 44, 
/*39751*/     OPC_MoveParent,
/*39752*/     OPC_RecordChild1, // #0 = $Vn
/*39753*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->39780
/*39756*/       OPC_CheckChild1Type, MVT::v4i16,
/*39758*/       OPC_RecordChild2, // #1 = $Vm
/*39759*/       OPC_CheckChild2Type, MVT::v4i16,
/*39761*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39763*/       OPC_EmitInteger, MVT::i32, 14, 
/*39766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39806
/*39782*/       OPC_CheckChild1Type, MVT::v2i32,
/*39784*/       OPC_RecordChild2, // #1 = $Vm
/*39785*/       OPC_CheckChild2Type, MVT::v2i32,
/*39787*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39789*/       OPC_EmitInteger, MVT::i32, 14, 
/*39792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->39832
/*39808*/       OPC_CheckChild1Type, MVT::v8i16,
/*39810*/       OPC_RecordChild2, // #1 = $Vm
/*39811*/       OPC_CheckChild2Type, MVT::v8i16,
/*39813*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39815*/       OPC_EmitInteger, MVT::i32, 14, 
/*39818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->39858
/*39834*/       OPC_CheckChild1Type, MVT::v4i32,
/*39836*/       OPC_RecordChild2, // #1 = $Vm
/*39837*/       OPC_CheckChild2Type, MVT::v4i32,
/*39839*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39841*/       OPC_EmitInteger, MVT::i32, 14, 
/*39844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->39884
/*39860*/       OPC_CheckChild1Type, MVT::v8i8,
/*39862*/       OPC_RecordChild2, // #1 = $Vm
/*39863*/       OPC_CheckChild2Type, MVT::v8i8,
/*39865*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39867*/       OPC_EmitInteger, MVT::i32, 14, 
/*39870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->39910
/*39886*/       OPC_CheckChild1Type, MVT::v16i8,
/*39888*/       OPC_RecordChild2, // #1 = $Vm
/*39889*/       OPC_CheckChild2Type, MVT::v16i8,
/*39891*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39893*/       OPC_EmitInteger, MVT::i32, 14, 
/*39896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*39911*/   /*Scope*/ 110, /*->40022*/
/*39912*/     OPC_CheckInteger, 51, 
/*39914*/     OPC_MoveParent,
/*39915*/     OPC_RecordChild1, // #0 = $Vn
/*39916*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->39943
/*39919*/       OPC_CheckChild1Type, MVT::v8i8,
/*39921*/       OPC_RecordChild2, // #1 = $Vm
/*39922*/       OPC_CheckChild2Type, MVT::v8i8,
/*39924*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39926*/       OPC_EmitInteger, MVT::i32, 14, 
/*39929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 51:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->39969
/*39945*/       OPC_CheckChild1Type, MVT::v4i16,
/*39947*/       OPC_RecordChild2, // #1 = $Vm
/*39948*/       OPC_CheckChild2Type, MVT::v4i16,
/*39950*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39952*/       OPC_EmitInteger, MVT::i32, 14, 
/*39955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->39995
/*39971*/       OPC_CheckChild1Type, MVT::v2i32,
/*39973*/       OPC_RecordChild2, // #1 = $Vm
/*39974*/       OPC_CheckChild2Type, MVT::v2i32,
/*39976*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*39978*/       OPC_EmitInteger, MVT::i32, 14, 
/*39981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->40021
/*39997*/       OPC_CheckChild1Type, MVT::v2f32,
/*39999*/       OPC_RecordChild2, // #1 = $Vm
/*40000*/       OPC_CheckChild2Type, MVT::v2f32,
/*40002*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40004*/       OPC_EmitInteger, MVT::i32, 14, 
/*40007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 51:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*40022*/   /*Scope*/ 10|128,1/*138*/, /*->40162*/
/*40024*/     OPC_CheckInteger, 52, 
/*40026*/     OPC_MoveParent,
/*40027*/     OPC_RecordChild1, // #0 = $Vm
/*40028*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->40051
/*40031*/       OPC_CheckChild1Type, MVT::v8i8,
/*40033*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40035*/       OPC_EmitInteger, MVT::i32, 14, 
/*40038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->40073
/*40053*/       OPC_CheckChild1Type, MVT::v4i16,
/*40055*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40057*/       OPC_EmitInteger, MVT::i32, 14, 
/*40060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->40095
/*40075*/       OPC_CheckChild1Type, MVT::v2i32,
/*40077*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40079*/       OPC_EmitInteger, MVT::i32, 14, 
/*40082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 52:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->40117
/*40097*/       OPC_CheckChild1Type, MVT::v16i8,
/*40099*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40101*/       OPC_EmitInteger, MVT::i32, 14, 
/*40104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->40139
/*40119*/       OPC_CheckChild1Type, MVT::v8i16,
/*40121*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40123*/       OPC_EmitInteger, MVT::i32, 14, 
/*40126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->40161
/*40141*/       OPC_CheckChild1Type, MVT::v4i32,
/*40143*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40145*/       OPC_EmitInteger, MVT::i32, 14, 
/*40148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 52:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*40162*/   /*Scope*/ 10|128,1/*138*/, /*->40302*/
/*40164*/     OPC_CheckInteger, 53, 
/*40166*/     OPC_MoveParent,
/*40167*/     OPC_RecordChild1, // #0 = $Vm
/*40168*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->40191
/*40171*/       OPC_CheckChild1Type, MVT::v8i8,
/*40173*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40175*/       OPC_EmitInteger, MVT::i32, 14, 
/*40178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->40213
/*40193*/       OPC_CheckChild1Type, MVT::v4i16,
/*40195*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40197*/       OPC_EmitInteger, MVT::i32, 14, 
/*40200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->40235
/*40215*/       OPC_CheckChild1Type, MVT::v2i32,
/*40217*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40219*/       OPC_EmitInteger, MVT::i32, 14, 
/*40222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->40257
/*40237*/       OPC_CheckChild1Type, MVT::v16i8,
/*40239*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40241*/       OPC_EmitInteger, MVT::i32, 14, 
/*40244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->40279
/*40259*/       OPC_CheckChild1Type, MVT::v8i16,
/*40261*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40263*/       OPC_EmitInteger, MVT::i32, 14, 
/*40266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40269*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->40301
/*40281*/       OPC_CheckChild1Type, MVT::v4i32,
/*40283*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40285*/       OPC_EmitInteger, MVT::i32, 14, 
/*40288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*40302*/   /*Scope*/ 34|128,1/*162*/, /*->40466*/
/*40304*/     OPC_CheckInteger, 49, 
/*40306*/     OPC_MoveParent,
/*40307*/     OPC_RecordChild1, // #0 = $src1
/*40308*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->40335
/*40311*/       OPC_CheckChild1Type, MVT::v4i16,
/*40313*/       OPC_RecordChild2, // #1 = $Vm
/*40314*/       OPC_CheckChild2Type, MVT::v8i8,
/*40316*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40318*/       OPC_EmitInteger, MVT::i32, 14, 
/*40321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40361
/*40337*/       OPC_CheckChild1Type, MVT::v2i32,
/*40339*/       OPC_RecordChild2, // #1 = $Vm
/*40340*/       OPC_CheckChild2Type, MVT::v4i16,
/*40342*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40344*/       OPC_EmitInteger, MVT::i32, 14, 
/*40347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->40387
/*40363*/       OPC_CheckChild1Type, MVT::v1i64,
/*40365*/       OPC_RecordChild2, // #1 = $Vm
/*40366*/       OPC_CheckChild2Type, MVT::v2i32,
/*40368*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40370*/       OPC_EmitInteger, MVT::i32, 14, 
/*40373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40413
/*40389*/       OPC_CheckChild1Type, MVT::v8i16,
/*40391*/       OPC_RecordChild2, // #1 = $Vm
/*40392*/       OPC_CheckChild2Type, MVT::v16i8,
/*40394*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40396*/       OPC_EmitInteger, MVT::i32, 14, 
/*40399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40439
/*40415*/       OPC_CheckChild1Type, MVT::v4i32,
/*40417*/       OPC_RecordChild2, // #1 = $Vm
/*40418*/       OPC_CheckChild2Type, MVT::v8i16,
/*40420*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40422*/       OPC_EmitInteger, MVT::i32, 14, 
/*40425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->40465
/*40441*/       OPC_CheckChild1Type, MVT::v2i64,
/*40443*/       OPC_RecordChild2, // #1 = $Vm
/*40444*/       OPC_CheckChild2Type, MVT::v4i32,
/*40446*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40448*/       OPC_EmitInteger, MVT::i32, 14, 
/*40451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*40466*/   /*Scope*/ 34|128,1/*162*/, /*->40630*/
/*40468*/     OPC_CheckInteger, 50, 
/*40470*/     OPC_MoveParent,
/*40471*/     OPC_RecordChild1, // #0 = $src1
/*40472*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->40499
/*40475*/       OPC_CheckChild1Type, MVT::v4i16,
/*40477*/       OPC_RecordChild2, // #1 = $Vm
/*40478*/       OPC_CheckChild2Type, MVT::v8i8,
/*40480*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40482*/       OPC_EmitInteger, MVT::i32, 14, 
/*40485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40525
/*40501*/       OPC_CheckChild1Type, MVT::v2i32,
/*40503*/       OPC_RecordChild2, // #1 = $Vm
/*40504*/       OPC_CheckChild2Type, MVT::v4i16,
/*40506*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40508*/       OPC_EmitInteger, MVT::i32, 14, 
/*40511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->40551
/*40527*/       OPC_CheckChild1Type, MVT::v1i64,
/*40529*/       OPC_RecordChild2, // #1 = $Vm
/*40530*/       OPC_CheckChild2Type, MVT::v2i32,
/*40532*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40534*/       OPC_EmitInteger, MVT::i32, 14, 
/*40537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->40577
/*40553*/       OPC_CheckChild1Type, MVT::v8i16,
/*40555*/       OPC_RecordChild2, // #1 = $Vm
/*40556*/       OPC_CheckChild2Type, MVT::v16i8,
/*40558*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40560*/       OPC_EmitInteger, MVT::i32, 14, 
/*40563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->40603
/*40579*/       OPC_CheckChild1Type, MVT::v4i32,
/*40581*/       OPC_RecordChild2, // #1 = $Vm
/*40582*/       OPC_CheckChild2Type, MVT::v8i16,
/*40584*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40586*/       OPC_EmitInteger, MVT::i32, 14, 
/*40589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->40629
/*40605*/       OPC_CheckChild1Type, MVT::v2i64,
/*40607*/       OPC_RecordChild2, // #1 = $Vm
/*40608*/       OPC_CheckChild2Type, MVT::v4i32,
/*40610*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40612*/       OPC_EmitInteger, MVT::i32, 14, 
/*40615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*40630*/   /*Scope*/ 110, /*->40741*/
/*40631*/     OPC_CheckInteger, 54, 
/*40633*/     OPC_MoveParent,
/*40634*/     OPC_RecordChild1, // #0 = $Vn
/*40635*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->40662
/*40638*/       OPC_CheckChild1Type, MVT::v8i8,
/*40640*/       OPC_RecordChild2, // #1 = $Vm
/*40641*/       OPC_CheckChild2Type, MVT::v8i8,
/*40643*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40645*/       OPC_EmitInteger, MVT::i32, 14, 
/*40648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40688
/*40664*/       OPC_CheckChild1Type, MVT::v4i16,
/*40666*/       OPC_RecordChild2, // #1 = $Vm
/*40667*/       OPC_CheckChild2Type, MVT::v4i16,
/*40669*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40671*/       OPC_EmitInteger, MVT::i32, 14, 
/*40674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40714
/*40690*/       OPC_CheckChild1Type, MVT::v2i32,
/*40692*/       OPC_RecordChild2, // #1 = $Vm
/*40693*/       OPC_CheckChild2Type, MVT::v2i32,
/*40695*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40697*/       OPC_EmitInteger, MVT::i32, 14, 
/*40700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->40740
/*40716*/       OPC_CheckChild1Type, MVT::v2f32,
/*40718*/       OPC_RecordChild2, // #1 = $Vm
/*40719*/       OPC_CheckChild2Type, MVT::v2f32,
/*40721*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40723*/       OPC_EmitInteger, MVT::i32, 14, 
/*40726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 54:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*40741*/   /*Scope*/ 84, /*->40826*/
/*40742*/     OPC_CheckInteger, 55, 
/*40744*/     OPC_MoveParent,
/*40745*/     OPC_RecordChild1, // #0 = $Vn
/*40746*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->40773
/*40749*/       OPC_CheckChild1Type, MVT::v8i8,
/*40751*/       OPC_RecordChild2, // #1 = $Vm
/*40752*/       OPC_CheckChild2Type, MVT::v8i8,
/*40754*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40756*/       OPC_EmitInteger, MVT::i32, 14, 
/*40759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40799
/*40775*/       OPC_CheckChild1Type, MVT::v4i16,
/*40777*/       OPC_RecordChild2, // #1 = $Vm
/*40778*/       OPC_CheckChild2Type, MVT::v4i16,
/*40780*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40782*/       OPC_EmitInteger, MVT::i32, 14, 
/*40785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40825
/*40801*/       OPC_CheckChild1Type, MVT::v2i32,
/*40803*/       OPC_RecordChild2, // #1 = $Vm
/*40804*/       OPC_CheckChild2Type, MVT::v2i32,
/*40806*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40808*/       OPC_EmitInteger, MVT::i32, 14, 
/*40811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*40826*/   /*Scope*/ 110, /*->40937*/
/*40827*/     OPC_CheckInteger, 56, 
/*40829*/     OPC_MoveParent,
/*40830*/     OPC_RecordChild1, // #0 = $Vn
/*40831*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->40858
/*40834*/       OPC_CheckChild1Type, MVT::v8i8,
/*40836*/       OPC_RecordChild2, // #1 = $Vm
/*40837*/       OPC_CheckChild2Type, MVT::v8i8,
/*40839*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40841*/       OPC_EmitInteger, MVT::i32, 14, 
/*40844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40884
/*40860*/       OPC_CheckChild1Type, MVT::v4i16,
/*40862*/       OPC_RecordChild2, // #1 = $Vm
/*40863*/       OPC_CheckChild2Type, MVT::v4i16,
/*40865*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40867*/       OPC_EmitInteger, MVT::i32, 14, 
/*40870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->40910
/*40886*/       OPC_CheckChild1Type, MVT::v2i32,
/*40888*/       OPC_RecordChild2, // #1 = $Vm
/*40889*/       OPC_CheckChild2Type, MVT::v2i32,
/*40891*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40893*/       OPC_EmitInteger, MVT::i32, 14, 
/*40896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->40936
/*40912*/       OPC_CheckChild1Type, MVT::v2f32,
/*40914*/       OPC_RecordChild2, // #1 = $Vm
/*40915*/       OPC_CheckChild2Type, MVT::v2f32,
/*40917*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40919*/       OPC_EmitInteger, MVT::i32, 14, 
/*40922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 56:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*40937*/   /*Scope*/ 84, /*->41022*/
/*40938*/     OPC_CheckInteger, 57, 
/*40940*/     OPC_MoveParent,
/*40941*/     OPC_RecordChild1, // #0 = $Vn
/*40942*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->40969
/*40945*/       OPC_CheckChild1Type, MVT::v8i8,
/*40947*/       OPC_RecordChild2, // #1 = $Vm
/*40948*/       OPC_CheckChild2Type, MVT::v8i8,
/*40950*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40952*/       OPC_EmitInteger, MVT::i32, 14, 
/*40955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->40995
/*40971*/       OPC_CheckChild1Type, MVT::v4i16,
/*40973*/       OPC_RecordChild2, // #1 = $Vm
/*40974*/       OPC_CheckChild2Type, MVT::v4i16,
/*40976*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*40978*/       OPC_EmitInteger, MVT::i32, 14, 
/*40981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41021
/*40997*/       OPC_CheckChild1Type, MVT::v2i32,
/*40999*/       OPC_RecordChild2, // #1 = $Vm
/*41000*/       OPC_CheckChild2Type, MVT::v2i32,
/*41002*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41004*/       OPC_EmitInteger, MVT::i32, 14, 
/*41007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*41022*/   /*Scope*/ 94, /*->41117*/
/*41023*/     OPC_CheckInteger, 84, 
/*41025*/     OPC_MoveParent,
/*41026*/     OPC_RecordChild1, // #0 = $Vm
/*41027*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->41050
/*41030*/       OPC_CheckChild1Type, MVT::v2i32,
/*41032*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41034*/       OPC_EmitInteger, MVT::i32, 14, 
/*41037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->41072
/*41052*/       OPC_CheckChild1Type, MVT::v4i32,
/*41054*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41056*/       OPC_EmitInteger, MVT::i32, 14, 
/*41059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 84:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->41094
/*41074*/       OPC_CheckChild1Type, MVT::v2f32,
/*41076*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41078*/       OPC_EmitInteger, MVT::i32, 14, 
/*41081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 84:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->41116
/*41096*/       OPC_CheckChild1Type, MVT::v4f32,
/*41098*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41100*/       OPC_EmitInteger, MVT::i32, 14, 
/*41103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 84:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*41117*/   /*Scope*/ 94, /*->41212*/
/*41118*/     OPC_CheckInteger, 91, 
/*41120*/     OPC_MoveParent,
/*41121*/     OPC_RecordChild1, // #0 = $Vm
/*41122*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->41145
/*41125*/       OPC_CheckChild1Type, MVT::v2i32,
/*41127*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41129*/       OPC_EmitInteger, MVT::i32, 14, 
/*41132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->41167
/*41147*/       OPC_CheckChild1Type, MVT::v4i32,
/*41149*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41151*/       OPC_EmitInteger, MVT::i32, 14, 
/*41154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->41189
/*41169*/       OPC_CheckChild1Type, MVT::v2f32,
/*41171*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41173*/       OPC_EmitInteger, MVT::i32, 14, 
/*41176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 91:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->41211
/*41191*/       OPC_CheckChild1Type, MVT::v4f32,
/*41193*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41195*/       OPC_EmitInteger, MVT::i32, 14, 
/*41198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 91:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*41212*/   /*Scope*/ 86|128,1/*214*/, /*->41428*/
/*41214*/     OPC_CheckInteger, 98, 
/*41216*/     OPC_MoveParent,
/*41217*/     OPC_RecordChild1, // #0 = $Vm
/*41218*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41245
/*41221*/       OPC_CheckChild1Type, MVT::v4i16,
/*41223*/       OPC_RecordChild2, // #1 = $Vn
/*41224*/       OPC_CheckChild2Type, MVT::v4i16,
/*41226*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41228*/       OPC_EmitInteger, MVT::i32, 14, 
/*41231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 98:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41271
/*41247*/       OPC_CheckChild1Type, MVT::v2i32,
/*41249*/       OPC_RecordChild2, // #1 = $Vn
/*41250*/       OPC_CheckChild2Type, MVT::v2i32,
/*41252*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41254*/       OPC_EmitInteger, MVT::i32, 14, 
/*41257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 98:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41297
/*41273*/       OPC_CheckChild1Type, MVT::v8i16,
/*41275*/       OPC_RecordChild2, // #1 = $Vn
/*41276*/       OPC_CheckChild2Type, MVT::v8i16,
/*41278*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41280*/       OPC_EmitInteger, MVT::i32, 14, 
/*41283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 98:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41323
/*41299*/       OPC_CheckChild1Type, MVT::v4i32,
/*41301*/       OPC_RecordChild2, // #1 = $Vn
/*41302*/       OPC_CheckChild2Type, MVT::v4i32,
/*41304*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41306*/       OPC_EmitInteger, MVT::i32, 14, 
/*41309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41349
/*41325*/       OPC_CheckChild1Type, MVT::v8i8,
/*41327*/       OPC_RecordChild2, // #1 = $Vn
/*41328*/       OPC_CheckChild2Type, MVT::v8i8,
/*41330*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41332*/       OPC_EmitInteger, MVT::i32, 14, 
/*41335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 98:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41375
/*41351*/       OPC_CheckChild1Type, MVT::v16i8,
/*41353*/       OPC_RecordChild2, // #1 = $Vn
/*41354*/       OPC_CheckChild2Type, MVT::v16i8,
/*41356*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41358*/       OPC_EmitInteger, MVT::i32, 14, 
/*41361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 98:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41401
/*41377*/       OPC_CheckChild1Type, MVT::v1i64,
/*41379*/       OPC_RecordChild2, // #1 = $Vn
/*41380*/       OPC_CheckChild2Type, MVT::v1i64,
/*41382*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41384*/       OPC_EmitInteger, MVT::i32, 14, 
/*41387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 98:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41427
/*41403*/       OPC_CheckChild1Type, MVT::v2i64,
/*41405*/       OPC_RecordChild2, // #1 = $Vn
/*41406*/       OPC_CheckChild2Type, MVT::v2i64,
/*41408*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41410*/       OPC_EmitInteger, MVT::i32, 14, 
/*41413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*41428*/   /*Scope*/ 86|128,1/*214*/, /*->41644*/
/*41430*/     OPC_CheckInteger, 99, 
/*41432*/     OPC_MoveParent,
/*41433*/     OPC_RecordChild1, // #0 = $Vm
/*41434*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41461
/*41437*/       OPC_CheckChild1Type, MVT::v4i16,
/*41439*/       OPC_RecordChild2, // #1 = $Vn
/*41440*/       OPC_CheckChild2Type, MVT::v4i16,
/*41442*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41444*/       OPC_EmitInteger, MVT::i32, 14, 
/*41447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41487
/*41463*/       OPC_CheckChild1Type, MVT::v2i32,
/*41465*/       OPC_RecordChild2, // #1 = $Vn
/*41466*/       OPC_CheckChild2Type, MVT::v2i32,
/*41468*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41470*/       OPC_EmitInteger, MVT::i32, 14, 
/*41473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41513
/*41489*/       OPC_CheckChild1Type, MVT::v8i16,
/*41491*/       OPC_RecordChild2, // #1 = $Vn
/*41492*/       OPC_CheckChild2Type, MVT::v8i16,
/*41494*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41496*/       OPC_EmitInteger, MVT::i32, 14, 
/*41499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41539
/*41515*/       OPC_CheckChild1Type, MVT::v4i32,
/*41517*/       OPC_RecordChild2, // #1 = $Vn
/*41518*/       OPC_CheckChild2Type, MVT::v4i32,
/*41520*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41522*/       OPC_EmitInteger, MVT::i32, 14, 
/*41525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41565
/*41541*/       OPC_CheckChild1Type, MVT::v8i8,
/*41543*/       OPC_RecordChild2, // #1 = $Vn
/*41544*/       OPC_CheckChild2Type, MVT::v8i8,
/*41546*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41548*/       OPC_EmitInteger, MVT::i32, 14, 
/*41551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41591
/*41567*/       OPC_CheckChild1Type, MVT::v16i8,
/*41569*/       OPC_RecordChild2, // #1 = $Vn
/*41570*/       OPC_CheckChild2Type, MVT::v16i8,
/*41572*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41574*/       OPC_EmitInteger, MVT::i32, 14, 
/*41577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41617
/*41593*/       OPC_CheckChild1Type, MVT::v1i64,
/*41595*/       OPC_RecordChild2, // #1 = $Vn
/*41596*/       OPC_CheckChild2Type, MVT::v1i64,
/*41598*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41600*/       OPC_EmitInteger, MVT::i32, 14, 
/*41603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41643
/*41619*/       OPC_CheckChild1Type, MVT::v2i64,
/*41621*/       OPC_RecordChild2, // #1 = $Vn
/*41622*/       OPC_CheckChild2Type, MVT::v2i64,
/*41624*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41626*/       OPC_EmitInteger, MVT::i32, 14, 
/*41629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*41644*/   /*Scope*/ 86|128,1/*214*/, /*->41860*/
/*41646*/     OPC_CheckInteger, 89, 
/*41648*/     OPC_MoveParent,
/*41649*/     OPC_RecordChild1, // #0 = $Vm
/*41650*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41677
/*41653*/       OPC_CheckChild1Type, MVT::v4i16,
/*41655*/       OPC_RecordChild2, // #1 = $Vn
/*41656*/       OPC_CheckChild2Type, MVT::v4i16,
/*41658*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41660*/       OPC_EmitInteger, MVT::i32, 14, 
/*41663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41703
/*41679*/       OPC_CheckChild1Type, MVT::v2i32,
/*41681*/       OPC_RecordChild2, // #1 = $Vn
/*41682*/       OPC_CheckChild2Type, MVT::v2i32,
/*41684*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41686*/       OPC_EmitInteger, MVT::i32, 14, 
/*41689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41729
/*41705*/       OPC_CheckChild1Type, MVT::v8i16,
/*41707*/       OPC_RecordChild2, // #1 = $Vn
/*41708*/       OPC_CheckChild2Type, MVT::v8i16,
/*41710*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41712*/       OPC_EmitInteger, MVT::i32, 14, 
/*41715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41755
/*41731*/       OPC_CheckChild1Type, MVT::v4i32,
/*41733*/       OPC_RecordChild2, // #1 = $Vn
/*41734*/       OPC_CheckChild2Type, MVT::v4i32,
/*41736*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41738*/       OPC_EmitInteger, MVT::i32, 14, 
/*41741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41781
/*41757*/       OPC_CheckChild1Type, MVT::v8i8,
/*41759*/       OPC_RecordChild2, // #1 = $Vn
/*41760*/       OPC_CheckChild2Type, MVT::v8i8,
/*41762*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41764*/       OPC_EmitInteger, MVT::i32, 14, 
/*41767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 89:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41807
/*41783*/       OPC_CheckChild1Type, MVT::v16i8,
/*41785*/       OPC_RecordChild2, // #1 = $Vn
/*41786*/       OPC_CheckChild2Type, MVT::v16i8,
/*41788*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41790*/       OPC_EmitInteger, MVT::i32, 14, 
/*41793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 89:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->41833
/*41809*/       OPC_CheckChild1Type, MVT::v1i64,
/*41811*/       OPC_RecordChild2, // #1 = $Vn
/*41812*/       OPC_CheckChild2Type, MVT::v1i64,
/*41814*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41816*/       OPC_EmitInteger, MVT::i32, 14, 
/*41819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 89:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->41859
/*41835*/       OPC_CheckChild1Type, MVT::v2i64,
/*41837*/       OPC_RecordChild2, // #1 = $Vn
/*41838*/       OPC_CheckChild2Type, MVT::v2i64,
/*41840*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41842*/       OPC_EmitInteger, MVT::i32, 14, 
/*41845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 89:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*41860*/   /*Scope*/ 86|128,1/*214*/, /*->42076*/
/*41862*/     OPC_CheckInteger, 90, 
/*41864*/     OPC_MoveParent,
/*41865*/     OPC_RecordChild1, // #0 = $Vm
/*41866*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->41893
/*41869*/       OPC_CheckChild1Type, MVT::v4i16,
/*41871*/       OPC_RecordChild2, // #1 = $Vn
/*41872*/       OPC_CheckChild2Type, MVT::v4i16,
/*41874*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41876*/       OPC_EmitInteger, MVT::i32, 14, 
/*41879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41919
/*41895*/       OPC_CheckChild1Type, MVT::v2i32,
/*41897*/       OPC_RecordChild2, // #1 = $Vn
/*41898*/       OPC_CheckChild2Type, MVT::v2i32,
/*41900*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41902*/       OPC_EmitInteger, MVT::i32, 14, 
/*41905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41945
/*41921*/       OPC_CheckChild1Type, MVT::v8i16,
/*41923*/       OPC_RecordChild2, // #1 = $Vn
/*41924*/       OPC_CheckChild2Type, MVT::v8i16,
/*41926*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41928*/       OPC_EmitInteger, MVT::i32, 14, 
/*41931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41971
/*41947*/       OPC_CheckChild1Type, MVT::v4i32,
/*41949*/       OPC_RecordChild2, // #1 = $Vn
/*41950*/       OPC_CheckChild2Type, MVT::v4i32,
/*41952*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41954*/       OPC_EmitInteger, MVT::i32, 14, 
/*41957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41997
/*41973*/       OPC_CheckChild1Type, MVT::v8i8,
/*41975*/       OPC_RecordChild2, // #1 = $Vn
/*41976*/       OPC_CheckChild2Type, MVT::v8i8,
/*41978*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*41980*/       OPC_EmitInteger, MVT::i32, 14, 
/*41983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42023
/*41999*/       OPC_CheckChild1Type, MVT::v16i8,
/*42001*/       OPC_RecordChild2, // #1 = $Vn
/*42002*/       OPC_CheckChild2Type, MVT::v16i8,
/*42004*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42006*/       OPC_EmitInteger, MVT::i32, 14, 
/*42009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42049
/*42025*/       OPC_CheckChild1Type, MVT::v1i64,
/*42027*/       OPC_RecordChild2, // #1 = $Vn
/*42028*/       OPC_CheckChild2Type, MVT::v1i64,
/*42030*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42032*/       OPC_EmitInteger, MVT::i32, 14, 
/*42035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42075
/*42051*/       OPC_CheckChild1Type, MVT::v2i64,
/*42053*/       OPC_RecordChild2, // #1 = $Vn
/*42054*/       OPC_CheckChild2Type, MVT::v2i64,
/*42056*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42058*/       OPC_EmitInteger, MVT::i32, 14, 
/*42061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42076*/   /*Scope*/ 86|128,1/*214*/, /*->42292*/
/*42078*/     OPC_CheckInteger, 78, 
/*42080*/     OPC_MoveParent,
/*42081*/     OPC_RecordChild1, // #0 = $Vm
/*42082*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42109
/*42085*/       OPC_CheckChild1Type, MVT::v4i16,
/*42087*/       OPC_RecordChild2, // #1 = $Vn
/*42088*/       OPC_CheckChild2Type, MVT::v4i16,
/*42090*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42092*/       OPC_EmitInteger, MVT::i32, 14, 
/*42095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42135
/*42111*/       OPC_CheckChild1Type, MVT::v2i32,
/*42113*/       OPC_RecordChild2, // #1 = $Vn
/*42114*/       OPC_CheckChild2Type, MVT::v2i32,
/*42116*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42118*/       OPC_EmitInteger, MVT::i32, 14, 
/*42121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42161
/*42137*/       OPC_CheckChild1Type, MVT::v8i16,
/*42139*/       OPC_RecordChild2, // #1 = $Vn
/*42140*/       OPC_CheckChild2Type, MVT::v8i16,
/*42142*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42144*/       OPC_EmitInteger, MVT::i32, 14, 
/*42147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42187
/*42163*/       OPC_CheckChild1Type, MVT::v4i32,
/*42165*/       OPC_RecordChild2, // #1 = $Vn
/*42166*/       OPC_CheckChild2Type, MVT::v4i32,
/*42168*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42170*/       OPC_EmitInteger, MVT::i32, 14, 
/*42173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42213
/*42189*/       OPC_CheckChild1Type, MVT::v8i8,
/*42191*/       OPC_RecordChild2, // #1 = $Vn
/*42192*/       OPC_CheckChild2Type, MVT::v8i8,
/*42194*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42196*/       OPC_EmitInteger, MVT::i32, 14, 
/*42199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42239
/*42215*/       OPC_CheckChild1Type, MVT::v16i8,
/*42217*/       OPC_RecordChild2, // #1 = $Vn
/*42218*/       OPC_CheckChild2Type, MVT::v16i8,
/*42220*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42222*/       OPC_EmitInteger, MVT::i32, 14, 
/*42225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42265
/*42241*/       OPC_CheckChild1Type, MVT::v1i64,
/*42243*/       OPC_RecordChild2, // #1 = $Vn
/*42244*/       OPC_CheckChild2Type, MVT::v1i64,
/*42246*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42248*/       OPC_EmitInteger, MVT::i32, 14, 
/*42251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42291
/*42267*/       OPC_CheckChild1Type, MVT::v2i64,
/*42269*/       OPC_RecordChild2, // #1 = $Vn
/*42270*/       OPC_CheckChild2Type, MVT::v2i64,
/*42272*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42274*/       OPC_EmitInteger, MVT::i32, 14, 
/*42277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42292*/   /*Scope*/ 86|128,1/*214*/, /*->42508*/
/*42294*/     OPC_CheckInteger, 80, 
/*42296*/     OPC_MoveParent,
/*42297*/     OPC_RecordChild1, // #0 = $Vm
/*42298*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42325
/*42301*/       OPC_CheckChild1Type, MVT::v4i16,
/*42303*/       OPC_RecordChild2, // #1 = $Vn
/*42304*/       OPC_CheckChild2Type, MVT::v4i16,
/*42306*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42308*/       OPC_EmitInteger, MVT::i32, 14, 
/*42311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42351
/*42327*/       OPC_CheckChild1Type, MVT::v2i32,
/*42329*/       OPC_RecordChild2, // #1 = $Vn
/*42330*/       OPC_CheckChild2Type, MVT::v2i32,
/*42332*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42334*/       OPC_EmitInteger, MVT::i32, 14, 
/*42337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42377
/*42353*/       OPC_CheckChild1Type, MVT::v8i16,
/*42355*/       OPC_RecordChild2, // #1 = $Vn
/*42356*/       OPC_CheckChild2Type, MVT::v8i16,
/*42358*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42360*/       OPC_EmitInteger, MVT::i32, 14, 
/*42363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42403
/*42379*/       OPC_CheckChild1Type, MVT::v4i32,
/*42381*/       OPC_RecordChild2, // #1 = $Vn
/*42382*/       OPC_CheckChild2Type, MVT::v4i32,
/*42384*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42386*/       OPC_EmitInteger, MVT::i32, 14, 
/*42389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42429
/*42405*/       OPC_CheckChild1Type, MVT::v8i8,
/*42407*/       OPC_RecordChild2, // #1 = $Vn
/*42408*/       OPC_CheckChild2Type, MVT::v8i8,
/*42410*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42412*/       OPC_EmitInteger, MVT::i32, 14, 
/*42415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 80:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42455
/*42431*/       OPC_CheckChild1Type, MVT::v16i8,
/*42433*/       OPC_RecordChild2, // #1 = $Vn
/*42434*/       OPC_CheckChild2Type, MVT::v16i8,
/*42436*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42438*/       OPC_EmitInteger, MVT::i32, 14, 
/*42441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 80:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42481
/*42457*/       OPC_CheckChild1Type, MVT::v1i64,
/*42459*/       OPC_RecordChild2, // #1 = $Vn
/*42460*/       OPC_CheckChild2Type, MVT::v1i64,
/*42462*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42464*/       OPC_EmitInteger, MVT::i32, 14, 
/*42467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 80:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42507
/*42483*/       OPC_CheckChild1Type, MVT::v2i64,
/*42485*/       OPC_RecordChild2, // #1 = $Vn
/*42486*/       OPC_CheckChild2Type, MVT::v2i64,
/*42488*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42490*/       OPC_EmitInteger, MVT::i32, 14, 
/*42493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 80:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42508*/   /*Scope*/ 86|128,1/*214*/, /*->42724*/
/*42510*/     OPC_CheckInteger, 73, 
/*42512*/     OPC_MoveParent,
/*42513*/     OPC_RecordChild1, // #0 = $Vm
/*42514*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42541
/*42517*/       OPC_CheckChild1Type, MVT::v4i16,
/*42519*/       OPC_RecordChild2, // #1 = $Vn
/*42520*/       OPC_CheckChild2Type, MVT::v4i16,
/*42522*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42524*/       OPC_EmitInteger, MVT::i32, 14, 
/*42527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42567
/*42543*/       OPC_CheckChild1Type, MVT::v2i32,
/*42545*/       OPC_RecordChild2, // #1 = $Vn
/*42546*/       OPC_CheckChild2Type, MVT::v2i32,
/*42548*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42550*/       OPC_EmitInteger, MVT::i32, 14, 
/*42553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42593
/*42569*/       OPC_CheckChild1Type, MVT::v8i16,
/*42571*/       OPC_RecordChild2, // #1 = $Vn
/*42572*/       OPC_CheckChild2Type, MVT::v8i16,
/*42574*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42576*/       OPC_EmitInteger, MVT::i32, 14, 
/*42579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 73:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42619
/*42595*/       OPC_CheckChild1Type, MVT::v4i32,
/*42597*/       OPC_RecordChild2, // #1 = $Vn
/*42598*/       OPC_CheckChild2Type, MVT::v4i32,
/*42600*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42602*/       OPC_EmitInteger, MVT::i32, 14, 
/*42605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42645
/*42621*/       OPC_CheckChild1Type, MVT::v8i8,
/*42623*/       OPC_RecordChild2, // #1 = $Vn
/*42624*/       OPC_CheckChild2Type, MVT::v8i8,
/*42626*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42628*/       OPC_EmitInteger, MVT::i32, 14, 
/*42631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 73:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42671
/*42647*/       OPC_CheckChild1Type, MVT::v16i8,
/*42649*/       OPC_RecordChild2, // #1 = $Vn
/*42650*/       OPC_CheckChild2Type, MVT::v16i8,
/*42652*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42654*/       OPC_EmitInteger, MVT::i32, 14, 
/*42657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 73:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42697
/*42673*/       OPC_CheckChild1Type, MVT::v1i64,
/*42675*/       OPC_RecordChild2, // #1 = $Vn
/*42676*/       OPC_CheckChild2Type, MVT::v1i64,
/*42678*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42680*/       OPC_EmitInteger, MVT::i32, 14, 
/*42683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 73:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42723
/*42699*/       OPC_CheckChild1Type, MVT::v2i64,
/*42701*/       OPC_RecordChild2, // #1 = $Vn
/*42702*/       OPC_CheckChild2Type, MVT::v2i64,
/*42704*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42706*/       OPC_EmitInteger, MVT::i32, 14, 
/*42709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 73:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42724*/   /*Scope*/ 86|128,1/*214*/, /*->42940*/
/*42726*/     OPC_CheckInteger, 74, 
/*42728*/     OPC_MoveParent,
/*42729*/     OPC_RecordChild1, // #0 = $Vm
/*42730*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42757
/*42733*/       OPC_CheckChild1Type, MVT::v4i16,
/*42735*/       OPC_RecordChild2, // #1 = $Vn
/*42736*/       OPC_CheckChild2Type, MVT::v4i16,
/*42738*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42740*/       OPC_EmitInteger, MVT::i32, 14, 
/*42743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42783
/*42759*/       OPC_CheckChild1Type, MVT::v2i32,
/*42761*/       OPC_RecordChild2, // #1 = $Vn
/*42762*/       OPC_CheckChild2Type, MVT::v2i32,
/*42764*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42766*/       OPC_EmitInteger, MVT::i32, 14, 
/*42769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42809
/*42785*/       OPC_CheckChild1Type, MVT::v8i16,
/*42787*/       OPC_RecordChild2, // #1 = $Vn
/*42788*/       OPC_CheckChild2Type, MVT::v8i16,
/*42790*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42792*/       OPC_EmitInteger, MVT::i32, 14, 
/*42795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42835
/*42811*/       OPC_CheckChild1Type, MVT::v4i32,
/*42813*/       OPC_RecordChild2, // #1 = $Vn
/*42814*/       OPC_CheckChild2Type, MVT::v4i32,
/*42816*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42818*/       OPC_EmitInteger, MVT::i32, 14, 
/*42821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42861
/*42837*/       OPC_CheckChild1Type, MVT::v8i8,
/*42839*/       OPC_RecordChild2, // #1 = $Vn
/*42840*/       OPC_CheckChild2Type, MVT::v8i8,
/*42842*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42844*/       OPC_EmitInteger, MVT::i32, 14, 
/*42847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42887
/*42863*/       OPC_CheckChild1Type, MVT::v16i8,
/*42865*/       OPC_RecordChild2, // #1 = $Vn
/*42866*/       OPC_CheckChild2Type, MVT::v16i8,
/*42868*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42870*/       OPC_EmitInteger, MVT::i32, 14, 
/*42873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42913
/*42889*/       OPC_CheckChild1Type, MVT::v1i64,
/*42891*/       OPC_RecordChild2, // #1 = $Vn
/*42892*/       OPC_CheckChild2Type, MVT::v1i64,
/*42894*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42896*/       OPC_EmitInteger, MVT::i32, 14, 
/*42899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42939
/*42915*/       OPC_CheckChild1Type, MVT::v2i64,
/*42917*/       OPC_RecordChild2, // #1 = $Vn
/*42918*/       OPC_CheckChild2Type, MVT::v2i64,
/*42920*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42922*/       OPC_EmitInteger, MVT::i32, 14, 
/*42925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*42940*/   /*Scope*/ 54|128,1/*182*/, /*->43124*/
/*42942*/     OPC_CheckInteger, 15, 
/*42944*/     OPC_MoveParent,
/*42945*/     OPC_RecordChild1, // #0 = $Vm
/*42946*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->42969
/*42949*/       OPC_CheckChild1Type, MVT::v8i8,
/*42951*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42953*/       OPC_EmitInteger, MVT::i32, 14, 
/*42956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->42991
/*42971*/       OPC_CheckChild1Type, MVT::v4i16,
/*42973*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42975*/       OPC_EmitInteger, MVT::i32, 14, 
/*42978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43013
/*42993*/       OPC_CheckChild1Type, MVT::v2i32,
/*42995*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*42997*/       OPC_EmitInteger, MVT::i32, 14, 
/*43000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43035
/*43015*/       OPC_CheckChild1Type, MVT::v16i8,
/*43017*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43019*/       OPC_EmitInteger, MVT::i32, 14, 
/*43022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43057
/*43037*/       OPC_CheckChild1Type, MVT::v8i16,
/*43039*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43041*/       OPC_EmitInteger, MVT::i32, 14, 
/*43044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43079
/*43059*/       OPC_CheckChild1Type, MVT::v4i32,
/*43061*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43063*/       OPC_EmitInteger, MVT::i32, 14, 
/*43066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->43101
/*43081*/       OPC_CheckChild1Type, MVT::v2f32,
/*43083*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43085*/       OPC_EmitInteger, MVT::i32, 14, 
/*43088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->43123
/*43103*/       OPC_CheckChild1Type, MVT::v4f32,
/*43105*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43107*/       OPC_EmitInteger, MVT::i32, 14, 
/*43110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*43124*/   /*Scope*/ 10|128,1/*138*/, /*->43264*/
/*43126*/     OPC_CheckInteger, 58, 
/*43128*/     OPC_MoveParent,
/*43129*/     OPC_RecordChild1, // #0 = $Vm
/*43130*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43153
/*43133*/       OPC_CheckChild1Type, MVT::v8i8,
/*43135*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43137*/       OPC_EmitInteger, MVT::i32, 14, 
/*43140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43175
/*43155*/       OPC_CheckChild1Type, MVT::v4i16,
/*43157*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43159*/       OPC_EmitInteger, MVT::i32, 14, 
/*43162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43197
/*43177*/       OPC_CheckChild1Type, MVT::v2i32,
/*43179*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43181*/       OPC_EmitInteger, MVT::i32, 14, 
/*43184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43219
/*43199*/       OPC_CheckChild1Type, MVT::v16i8,
/*43201*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43203*/       OPC_EmitInteger, MVT::i32, 14, 
/*43206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43209*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 58:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43241
/*43221*/       OPC_CheckChild1Type, MVT::v8i16,
/*43223*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43225*/       OPC_EmitInteger, MVT::i32, 14, 
/*43228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43263
/*43243*/       OPC_CheckChild1Type, MVT::v4i32,
/*43245*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43247*/       OPC_EmitInteger, MVT::i32, 14, 
/*43250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43264*/   /*Scope*/ 10|128,1/*138*/, /*->43404*/
/*43266*/     OPC_CheckInteger, 68, 
/*43268*/     OPC_MoveParent,
/*43269*/     OPC_RecordChild1, // #0 = $Vm
/*43270*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43293
/*43273*/       OPC_CheckChild1Type, MVT::v8i8,
/*43275*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43277*/       OPC_EmitInteger, MVT::i32, 14, 
/*43280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43315
/*43295*/       OPC_CheckChild1Type, MVT::v4i16,
/*43297*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43299*/       OPC_EmitInteger, MVT::i32, 14, 
/*43302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43337
/*43317*/       OPC_CheckChild1Type, MVT::v2i32,
/*43319*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43321*/       OPC_EmitInteger, MVT::i32, 14, 
/*43324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43359
/*43339*/       OPC_CheckChild1Type, MVT::v16i8,
/*43341*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43343*/       OPC_EmitInteger, MVT::i32, 14, 
/*43346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 68:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43381
/*43361*/       OPC_CheckChild1Type, MVT::v8i16,
/*43363*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43365*/       OPC_EmitInteger, MVT::i32, 14, 
/*43368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43403
/*43383*/       OPC_CheckChild1Type, MVT::v4i32,
/*43385*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43387*/       OPC_EmitInteger, MVT::i32, 14, 
/*43390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43404*/   /*Scope*/ 10|128,1/*138*/, /*->43544*/
/*43406*/     OPC_CheckInteger, 21, 
/*43408*/     OPC_MoveParent,
/*43409*/     OPC_RecordChild1, // #0 = $Vm
/*43410*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43433
/*43413*/       OPC_CheckChild1Type, MVT::v8i8,
/*43415*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43417*/       OPC_EmitInteger, MVT::i32, 14, 
/*43420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43455
/*43435*/       OPC_CheckChild1Type, MVT::v4i16,
/*43437*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43439*/       OPC_EmitInteger, MVT::i32, 14, 
/*43442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43477
/*43457*/       OPC_CheckChild1Type, MVT::v2i32,
/*43459*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43461*/       OPC_EmitInteger, MVT::i32, 14, 
/*43464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43499
/*43479*/       OPC_CheckChild1Type, MVT::v16i8,
/*43481*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43483*/       OPC_EmitInteger, MVT::i32, 14, 
/*43486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43521
/*43501*/       OPC_CheckChild1Type, MVT::v8i16,
/*43503*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43505*/       OPC_EmitInteger, MVT::i32, 14, 
/*43508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43543
/*43523*/       OPC_CheckChild1Type, MVT::v4i32,
/*43525*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43527*/       OPC_EmitInteger, MVT::i32, 14, 
/*43530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43544*/   /*Scope*/ 10|128,1/*138*/, /*->43684*/
/*43546*/     OPC_CheckInteger, 22, 
/*43548*/     OPC_MoveParent,
/*43549*/     OPC_RecordChild1, // #0 = $Vm
/*43550*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->43573
/*43553*/       OPC_CheckChild1Type, MVT::v8i8,
/*43555*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43557*/       OPC_EmitInteger, MVT::i32, 14, 
/*43560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43595
/*43575*/       OPC_CheckChild1Type, MVT::v4i16,
/*43577*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43579*/       OPC_EmitInteger, MVT::i32, 14, 
/*43582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43617
/*43597*/       OPC_CheckChild1Type, MVT::v2i32,
/*43599*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43601*/       OPC_EmitInteger, MVT::i32, 14, 
/*43604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43639
/*43619*/       OPC_CheckChild1Type, MVT::v16i8,
/*43621*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43623*/       OPC_EmitInteger, MVT::i32, 14, 
/*43626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->43661
/*43641*/       OPC_CheckChild1Type, MVT::v8i16,
/*43643*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43645*/       OPC_EmitInteger, MVT::i32, 14, 
/*43648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->43683
/*43663*/       OPC_CheckChild1Type, MVT::v4i32,
/*43665*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43667*/       OPC_EmitInteger, MVT::i32, 14, 
/*43670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*43684*/   /*Scope*/ 50, /*->43735*/
/*43685*/     OPC_CheckInteger, 23, 
/*43687*/     OPC_MoveParent,
/*43688*/     OPC_RecordChild1, // #0 = $Vm
/*43689*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->43712
/*43692*/       OPC_CheckChild1Type, MVT::v8i8,
/*43694*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43696*/       OPC_EmitInteger, MVT::i32, 14, 
/*43699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->43734
/*43714*/       OPC_CheckChild1Type, MVT::v16i8,
/*43716*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43718*/       OPC_EmitInteger, MVT::i32, 14, 
/*43721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43735*/   /*Scope*/ 72, /*->43808*/
/*43736*/     OPC_CheckInteger, 65, 
/*43738*/     OPC_MoveParent,
/*43739*/     OPC_RecordChild1, // #0 = $Vm
/*43740*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->43763
/*43743*/       OPC_CheckChild1Type, MVT::v8i16,
/*43745*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43747*/       OPC_EmitInteger, MVT::i32, 14, 
/*43750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 65:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43785
/*43765*/       OPC_CheckChild1Type, MVT::v4i32,
/*43767*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43769*/       OPC_EmitInteger, MVT::i32, 14, 
/*43772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 65:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43807
/*43787*/       OPC_CheckChild1Type, MVT::v2i64,
/*43789*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43791*/       OPC_EmitInteger, MVT::i32, 14, 
/*43794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 65:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43808*/   /*Scope*/ 72, /*->43881*/
/*43809*/     OPC_CheckInteger, 67, 
/*43811*/     OPC_MoveParent,
/*43812*/     OPC_RecordChild1, // #0 = $Vm
/*43813*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->43836
/*43816*/       OPC_CheckChild1Type, MVT::v8i16,
/*43818*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43820*/       OPC_EmitInteger, MVT::i32, 14, 
/*43823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43858
/*43838*/       OPC_CheckChild1Type, MVT::v4i32,
/*43840*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43842*/       OPC_EmitInteger, MVT::i32, 14, 
/*43845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43880
/*43860*/       OPC_CheckChild1Type, MVT::v2i64,
/*43862*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43864*/       OPC_EmitInteger, MVT::i32, 14, 
/*43867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43881*/   /*Scope*/ 72, /*->43954*/
/*43882*/     OPC_CheckInteger, 66, 
/*43884*/     OPC_MoveParent,
/*43885*/     OPC_RecordChild1, // #0 = $Vm
/*43886*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->43909
/*43889*/       OPC_CheckChild1Type, MVT::v8i16,
/*43891*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43893*/       OPC_EmitInteger, MVT::i32, 14, 
/*43896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->43931
/*43911*/       OPC_CheckChild1Type, MVT::v4i32,
/*43913*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43915*/       OPC_EmitInteger, MVT::i32, 14, 
/*43918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->43953
/*43933*/       OPC_CheckChild1Type, MVT::v2i64,
/*43935*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43937*/       OPC_EmitInteger, MVT::i32, 14, 
/*43940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43954*/   /*Scope*/ 22, /*->43977*/
/*43955*/     OPC_CheckInteger, 26, 
/*43957*/     OPC_MoveParent,
/*43958*/     OPC_RecordChild1, // #0 = $Vm
/*43959*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*43961*/     OPC_EmitInteger, MVT::i32, 14, 
/*43964*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 26:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*43977*/   /*Scope*/ 24, /*->44002*/
/*43978*/     OPC_CheckInteger, 108, 
/*43980*/     OPC_MoveParent,
/*43981*/     OPC_RecordChild1, // #0 = $Vn
/*43982*/     OPC_RecordChild2, // #1 = $Vm
/*43983*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*43985*/     OPC_EmitInteger, MVT::i32, 14, 
/*43988*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43991*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 108:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44002*/   /*Scope*/ 26, /*->44029*/
/*44003*/     OPC_CheckInteger, 112, 
/*44005*/     OPC_MoveParent,
/*44006*/     OPC_RecordChild1, // #0 = $orig
/*44007*/     OPC_RecordChild2, // #1 = $Vn
/*44008*/     OPC_RecordChild3, // #2 = $Vm
/*44009*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44011*/     OPC_EmitInteger, MVT::i32, 14, 
/*44014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 112:iPTR, DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44029*/   /*Scope*/ 72, /*->44102*/
/*44030*/     OPC_CheckInteger, 27, 
/*44032*/     OPC_MoveParent,
/*44033*/     OPC_RecordChild1, // #0 = $Vm
/*44034*/     OPC_Scope, 32, /*->44068*/ // 2 children in Scope
/*44036*/       OPC_CheckChild1Type, MVT::v2i32,
/*44038*/       OPC_RecordChild2, // #1 = $SIMM
/*44039*/       OPC_MoveChild, 2,
/*44041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44044*/       OPC_MoveParent,
/*44045*/       OPC_CheckType, MVT::v2f32,
/*44047*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44049*/       OPC_EmitConvertToTarget, 1,
/*44051*/       OPC_EmitInteger, MVT::i32, 14, 
/*44054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 27:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*44068*/     /*Scope*/ 32, /*->44101*/
/*44069*/       OPC_CheckChild1Type, MVT::v4i32,
/*44071*/       OPC_RecordChild2, // #1 = $SIMM
/*44072*/       OPC_MoveChild, 2,
/*44074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44077*/       OPC_MoveParent,
/*44078*/       OPC_CheckType, MVT::v4f32,
/*44080*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44082*/       OPC_EmitConvertToTarget, 1,
/*44084*/       OPC_EmitInteger, MVT::i32, 14, 
/*44087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 27:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*44101*/     0, /*End of Scope*/
/*44102*/   /*Scope*/ 72, /*->44175*/
/*44103*/     OPC_CheckInteger, 28, 
/*44105*/     OPC_MoveParent,
/*44106*/     OPC_RecordChild1, // #0 = $Vm
/*44107*/     OPC_Scope, 32, /*->44141*/ // 2 children in Scope
/*44109*/       OPC_CheckChild1Type, MVT::v2i32,
/*44111*/       OPC_RecordChild2, // #1 = $SIMM
/*44112*/       OPC_MoveChild, 2,
/*44114*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44117*/       OPC_MoveParent,
/*44118*/       OPC_CheckType, MVT::v2f32,
/*44120*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44122*/       OPC_EmitConvertToTarget, 1,
/*44124*/       OPC_EmitInteger, MVT::i32, 14, 
/*44127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*44141*/     /*Scope*/ 32, /*->44174*/
/*44142*/       OPC_CheckChild1Type, MVT::v4i32,
/*44144*/       OPC_RecordChild2, // #1 = $SIMM
/*44145*/       OPC_MoveChild, 2,
/*44147*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44150*/       OPC_MoveParent,
/*44151*/       OPC_CheckType, MVT::v4f32,
/*44153*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44155*/       OPC_EmitConvertToTarget, 1,
/*44157*/       OPC_EmitInteger, MVT::i32, 14, 
/*44160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*44174*/     0, /*End of Scope*/
/*44175*/   /*Scope*/ 58, /*->44234*/
/*44176*/     OPC_CheckInteger, 85, 
/*44178*/     OPC_MoveParent,
/*44179*/     OPC_RecordChild1, // #0 = $Vn
/*44180*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->44207
/*44183*/       OPC_CheckChild1Type, MVT::v2f32,
/*44185*/       OPC_RecordChild2, // #1 = $Vm
/*44186*/       OPC_CheckChild2Type, MVT::v2f32,
/*44188*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44190*/       OPC_EmitInteger, MVT::i32, 14, 
/*44193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44233
/*44209*/       OPC_CheckChild1Type, MVT::v4f32,
/*44211*/       OPC_RecordChild2, // #1 = $Vm
/*44212*/       OPC_CheckChild2Type, MVT::v4f32,
/*44214*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44216*/       OPC_EmitInteger, MVT::i32, 14, 
/*44219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44234*/   /*Scope*/ 58, /*->44293*/
/*44235*/     OPC_CheckInteger, 92, 
/*44237*/     OPC_MoveParent,
/*44238*/     OPC_RecordChild1, // #0 = $Vn
/*44239*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->44266
/*44242*/       OPC_CheckChild1Type, MVT::v2f32,
/*44244*/       OPC_RecordChild2, // #1 = $Vm
/*44245*/       OPC_CheckChild2Type, MVT::v2f32,
/*44247*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44249*/       OPC_EmitInteger, MVT::i32, 14, 
/*44252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44292
/*44268*/       OPC_CheckChild1Type, MVT::v4f32,
/*44270*/       OPC_RecordChild2, // #1 = $Vm
/*44271*/       OPC_CheckChild2Type, MVT::v4f32,
/*44273*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*44275*/       OPC_EmitInteger, MVT::i32, 14, 
/*44278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44293*/   /*Scope*/ 22, /*->44316*/
/*44294*/     OPC_CheckInteger, 29, 
/*44296*/     OPC_MoveParent,
/*44297*/     OPC_RecordChild1, // #0 = $Vm
/*44298*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*44300*/     OPC_EmitInteger, MVT::i32, 14, 
/*44303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 29:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*44316*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->44608
/*44321*/   OPC_Scope, 6|128,1/*134*/, /*->44458*/ // 2 children in Scope
/*44324*/     OPC_MoveChild, 0,
/*44326*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*44329*/     OPC_RecordChild0, // #0 = $Rm
/*44330*/     OPC_RecordChild1, // #1 = $rot
/*44331*/     OPC_MoveChild, 1,
/*44333*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44336*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*44338*/     OPC_CheckType, MVT::i32,
/*44340*/     OPC_MoveParent,
/*44341*/     OPC_MoveParent,
/*44342*/     OPC_MoveChild, 1,
/*44344*/     OPC_Scope, 55, /*->44401*/ // 2 children in Scope
/*44346*/       OPC_CheckValueType, MVT::i8,
/*44348*/       OPC_MoveParent,
/*44349*/       OPC_Scope, 24, /*->44375*/ // 2 children in Scope
/*44351*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44353*/         OPC_EmitConvertToTarget, 1,
/*44355*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44358*/         OPC_EmitInteger, MVT::i32, 14, 
/*44361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44375*/       /*Scope*/ 24, /*->44400*/
/*44376*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44378*/         OPC_EmitConvertToTarget, 1,
/*44380*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44383*/         OPC_EmitInteger, MVT::i32, 14, 
/*44386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44400*/       0, /*End of Scope*/
/*44401*/     /*Scope*/ 55, /*->44457*/
/*44402*/       OPC_CheckValueType, MVT::i16,
/*44404*/       OPC_MoveParent,
/*44405*/       OPC_Scope, 24, /*->44431*/ // 2 children in Scope
/*44407*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44409*/         OPC_EmitConvertToTarget, 1,
/*44411*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44414*/         OPC_EmitInteger, MVT::i32, 14, 
/*44417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44431*/       /*Scope*/ 24, /*->44456*/
/*44432*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44434*/         OPC_EmitConvertToTarget, 1,
/*44436*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*44439*/         OPC_EmitInteger, MVT::i32, 14, 
/*44442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*44456*/       0, /*End of Scope*/
/*44457*/     0, /*End of Scope*/
/*44458*/   /*Scope*/ 19|128,1/*147*/, /*->44607*/
/*44460*/     OPC_RecordChild0, // #0 = $Src
/*44461*/     OPC_MoveChild, 1,
/*44463*/     OPC_Scope, 70, /*->44535*/ // 2 children in Scope
/*44465*/       OPC_CheckValueType, MVT::i8,
/*44467*/       OPC_MoveParent,
/*44468*/       OPC_Scope, 22, /*->44492*/ // 3 children in Scope
/*44470*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44472*/         OPC_EmitInteger, MVT::i32, 0, 
/*44475*/         OPC_EmitInteger, MVT::i32, 14, 
/*44478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*44492*/       /*Scope*/ 18, /*->44511*/
/*44493*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*44495*/         OPC_EmitInteger, MVT::i32, 14, 
/*44498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*44511*/       /*Scope*/ 22, /*->44534*/
/*44512*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44514*/         OPC_EmitInteger, MVT::i32, 0, 
/*44517*/         OPC_EmitInteger, MVT::i32, 14, 
/*44520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*44534*/       0, /*End of Scope*/
/*44535*/     /*Scope*/ 70, /*->44606*/
/*44536*/       OPC_CheckValueType, MVT::i16,
/*44538*/       OPC_MoveParent,
/*44539*/       OPC_Scope, 22, /*->44563*/ // 3 children in Scope
/*44541*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44543*/         OPC_EmitInteger, MVT::i32, 0, 
/*44546*/         OPC_EmitInteger, MVT::i32, 14, 
/*44549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*44563*/       /*Scope*/ 18, /*->44582*/
/*44564*/         OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*44566*/         OPC_EmitInteger, MVT::i32, 14, 
/*44569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*44582*/       /*Scope*/ 22, /*->44605*/
/*44583*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44585*/         OPC_EmitInteger, MVT::i32, 0, 
/*44588*/         OPC_EmitInteger, MVT::i32, 14, 
/*44591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*44605*/       0, /*End of Scope*/
/*44606*/     0, /*End of Scope*/
/*44607*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->44693
/*44611*/   OPC_RecordChild0, // #0 = $dst
/*44612*/   OPC_MoveChild, 0,
/*44614*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*44617*/   OPC_MoveParent,
/*44618*/   OPC_RecordChild1, // #1 = $id
/*44619*/   OPC_MoveChild, 1,
/*44621*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44624*/   OPC_MoveParent,
/*44625*/   OPC_Scope, 21, /*->44648*/ // 3 children in Scope
/*44627*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44629*/     OPC_EmitConvertToTarget, 1,
/*44631*/     OPC_EmitInteger, MVT::i32, 14, 
/*44634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*44648*/   /*Scope*/ 21, /*->44670*/
/*44649*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44651*/     OPC_EmitConvertToTarget, 1,
/*44653*/     OPC_EmitInteger, MVT::i32, 14, 
/*44656*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44659*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*44670*/   /*Scope*/ 21, /*->44692*/
/*44671*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44673*/     OPC_EmitConvertToTarget, 1,
/*44675*/     OPC_EmitInteger, MVT::i32, 14, 
/*44678*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44681*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*44692*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->44755
/*44696*/   OPC_RecordChild0, // #0 = $src
/*44697*/   OPC_RecordChild1, // #1 = $Rn
/*44698*/   OPC_RecordChild2, // #2 = $imm
/*44699*/   OPC_MoveChild, 2,
/*44701*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44704*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*44706*/   OPC_MoveParent,
/*44707*/   OPC_Scope, 22, /*->44731*/ // 2 children in Scope
/*44709*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*44711*/     OPC_EmitConvertToTarget, 2,
/*44713*/     OPC_EmitInteger, MVT::i32, 14, 
/*44716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*44731*/   /*Scope*/ 22, /*->44754*/
/*44732*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44734*/     OPC_EmitConvertToTarget, 2,
/*44736*/     OPC_EmitInteger, MVT::i32, 14, 
/*44739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*44754*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->44791
/*44758*/   OPC_RecordChild0, // #0 = $addr
/*44759*/   OPC_MoveChild, 0,
/*44761*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*44764*/   OPC_MoveParent,
/*44765*/   OPC_CheckType, MVT::i32,
/*44767*/   OPC_Scope, 10, /*->44779*/ // 2 children in Scope
/*44769*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*44771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*44779*/   /*Scope*/ 10, /*->44790*/
/*44780*/     OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*44782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*44790*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->44827
/*44794*/   OPC_RecordChild0, // #0 = $addr
/*44795*/   OPC_MoveChild, 0,
/*44797*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*44800*/   OPC_MoveParent,
/*44801*/   OPC_CheckType, MVT::i32,
/*44803*/   OPC_Scope, 10, /*->44815*/ // 2 children in Scope
/*44805*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*44807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*44815*/   /*Scope*/ 10, /*->44826*/
/*44816*/     OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*44818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*44826*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->44988
/*44831*/   OPC_RecordChild0, // #0 = $dst
/*44832*/   OPC_MoveChild, 0,
/*44834*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->44922
/*44838*/     OPC_MoveParent,
/*44839*/     OPC_CheckType, MVT::i32,
/*44841*/     OPC_Scope, 18, /*->44861*/ // 5 children in Scope
/*44843*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*44845*/       OPC_EmitInteger, MVT::i32, 14, 
/*44848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*44861*/     /*Scope*/ 10, /*->44872*/
/*44862*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*44864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*44872*/     /*Scope*/ 18, /*->44891*/
/*44873*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44875*/       OPC_EmitInteger, MVT::i32, 14, 
/*44878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*44891*/     /*Scope*/ 18, /*->44910*/
/*44892*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*44894*/       OPC_EmitInteger, MVT::i32, 14, 
/*44897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*44910*/     /*Scope*/ 10, /*->44921*/
/*44911*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*44913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*44921*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->44987
/*44925*/     OPC_MoveParent,
/*44926*/     OPC_CheckType, MVT::i32,
/*44928*/     OPC_Scope, 18, /*->44948*/ // 3 children in Scope
/*44930*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44932*/       OPC_EmitInteger, MVT::i32, 14, 
/*44935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*44948*/     /*Scope*/ 18, /*->44967*/
/*44949*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44951*/       OPC_EmitInteger, MVT::i32, 14, 
/*44954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*44967*/     /*Scope*/ 18, /*->44986*/
/*44968*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44970*/       OPC_EmitInteger, MVT::i32, 14, 
/*44973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*44986*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->45149
/*44992*/   OPC_RecordChild0, // #0 = $V
/*44993*/   OPC_Scope, 30, /*->45025*/ // 4 children in Scope
/*44995*/     OPC_CheckChild0Type, MVT::v8i8,
/*44997*/     OPC_RecordChild1, // #1 = $lane
/*44998*/     OPC_MoveChild, 1,
/*45000*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45003*/     OPC_MoveParent,
/*45004*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45006*/     OPC_EmitConvertToTarget, 1,
/*45008*/     OPC_EmitInteger, MVT::i32, 14, 
/*45011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*45025*/   /*Scope*/ 30, /*->45056*/
/*45026*/     OPC_CheckChild0Type, MVT::v4i16,
/*45028*/     OPC_RecordChild1, // #1 = $lane
/*45029*/     OPC_MoveChild, 1,
/*45031*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45034*/     OPC_MoveParent,
/*45035*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45037*/     OPC_EmitConvertToTarget, 1,
/*45039*/     OPC_EmitInteger, MVT::i32, 14, 
/*45042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*45056*/   /*Scope*/ 45, /*->45102*/
/*45057*/     OPC_CheckChild0Type, MVT::v16i8,
/*45059*/     OPC_RecordChild1, // #1 = $lane
/*45060*/     OPC_MoveChild, 1,
/*45062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45065*/     OPC_MoveParent,
/*45066*/     OPC_EmitConvertToTarget, 1,
/*45068*/     OPC_EmitNodeXForm, 12, 2, // DSubReg_i8_reg
/*45071*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*45080*/     OPC_EmitConvertToTarget, 1,
/*45082*/     OPC_EmitNodeXForm, 13, 5, // SubReg_i8_lane
/*45085*/     OPC_EmitInteger, MVT::i32, 14, 
/*45088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*45102*/   /*Scope*/ 45, /*->45148*/
/*45103*/     OPC_CheckChild0Type, MVT::v8i16,
/*45105*/     OPC_RecordChild1, // #1 = $lane
/*45106*/     OPC_MoveChild, 1,
/*45108*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45111*/     OPC_MoveParent,
/*45112*/     OPC_EmitConvertToTarget, 1,
/*45114*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*45117*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*45126*/     OPC_EmitConvertToTarget, 1,
/*45128*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*45131*/     OPC_EmitInteger, MVT::i32, 14, 
/*45134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45148*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->45310
/*45153*/   OPC_RecordChild0, // #0 = $V
/*45154*/   OPC_Scope, 30, /*->45186*/ // 4 children in Scope
/*45156*/     OPC_CheckChild0Type, MVT::v8i8,
/*45158*/     OPC_RecordChild1, // #1 = $lane
/*45159*/     OPC_MoveChild, 1,
/*45161*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45164*/     OPC_MoveParent,
/*45165*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45167*/     OPC_EmitConvertToTarget, 1,
/*45169*/     OPC_EmitInteger, MVT::i32, 14, 
/*45172*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45175*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*45186*/   /*Scope*/ 30, /*->45217*/
/*45187*/     OPC_CheckChild0Type, MVT::v4i16,
/*45189*/     OPC_RecordChild1, // #1 = $lane
/*45190*/     OPC_MoveChild, 1,
/*45192*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45195*/     OPC_MoveParent,
/*45196*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45198*/     OPC_EmitConvertToTarget, 1,
/*45200*/     OPC_EmitInteger, MVT::i32, 14, 
/*45203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*45217*/   /*Scope*/ 45, /*->45263*/
/*45218*/     OPC_CheckChild0Type, MVT::v16i8,
/*45220*/     OPC_RecordChild1, // #1 = $lane
/*45221*/     OPC_MoveChild, 1,
/*45223*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45226*/     OPC_MoveParent,
/*45227*/     OPC_EmitConvertToTarget, 1,
/*45229*/     OPC_EmitNodeXForm, 12, 2, // DSubReg_i8_reg
/*45232*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*45241*/     OPC_EmitConvertToTarget, 1,
/*45243*/     OPC_EmitNodeXForm, 13, 5, // SubReg_i8_lane
/*45246*/     OPC_EmitInteger, MVT::i32, 14, 
/*45249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*45263*/   /*Scope*/ 45, /*->45309*/
/*45264*/     OPC_CheckChild0Type, MVT::v8i16,
/*45266*/     OPC_RecordChild1, // #1 = $lane
/*45267*/     OPC_MoveChild, 1,
/*45269*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45272*/     OPC_MoveParent,
/*45273*/     OPC_EmitConvertToTarget, 1,
/*45275*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*45278*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*45287*/     OPC_EmitConvertToTarget, 1,
/*45289*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*45292*/     OPC_EmitInteger, MVT::i32, 14, 
/*45295*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45298*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45309*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->45498
/*45314*/   OPC_RecordChild0, // #0 = $V
/*45315*/   OPC_Scope, 32, /*->45349*/ // 5 children in Scope
/*45317*/     OPC_CheckChild0Type, MVT::v2i32,
/*45319*/     OPC_RecordChild1, // #1 = $lane
/*45320*/     OPC_MoveChild, 1,
/*45322*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45325*/     OPC_MoveParent,
/*45326*/     OPC_CheckType, MVT::i32,
/*45328*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*45330*/     OPC_EmitConvertToTarget, 1,
/*45332*/     OPC_EmitInteger, MVT::i32, 14, 
/*45335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*45349*/   /*Scope*/ 47, /*->45397*/
/*45350*/     OPC_CheckChild0Type, MVT::v4i32,
/*45352*/     OPC_RecordChild1, // #1 = $lane
/*45353*/     OPC_MoveChild, 1,
/*45355*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45358*/     OPC_MoveParent,
/*45359*/     OPC_CheckType, MVT::i32,
/*45361*/     OPC_EmitConvertToTarget, 1,
/*45363*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*45366*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*45375*/     OPC_EmitConvertToTarget, 1,
/*45377*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*45380*/     OPC_EmitInteger, MVT::i32, 14, 
/*45383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*45397*/   /*Scope*/ 23, /*->45421*/
/*45398*/     OPC_RecordChild1, // #1 = $src2
/*45399*/     OPC_MoveChild, 1,
/*45401*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45404*/     OPC_MoveParent,
/*45405*/     OPC_CheckType, MVT::f64,
/*45407*/     OPC_EmitConvertToTarget, 1,
/*45409*/     OPC_EmitNodeXForm, 14, 2, // DSubReg_f64_reg
/*45412*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*45421*/   /*Scope*/ 37, /*->45459*/
/*45422*/     OPC_CheckChild0Type, MVT::v2f32,
/*45424*/     OPC_RecordChild1, // #1 = $src2
/*45425*/     OPC_MoveChild, 1,
/*45427*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45430*/     OPC_MoveParent,
/*45431*/     OPC_CheckType, MVT::f32,
/*45433*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*45436*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*45445*/     OPC_EmitConvertToTarget, 1,
/*45447*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*45450*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*45459*/   /*Scope*/ 37, /*->45497*/
/*45460*/     OPC_CheckChild0Type, MVT::v4f32,
/*45462*/     OPC_RecordChild1, // #1 = $src2
/*45463*/     OPC_MoveChild, 1,
/*45465*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45468*/     OPC_MoveParent,
/*45469*/     OPC_CheckType, MVT::f32,
/*45471*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*45474*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*45483*/     OPC_EmitConvertToTarget, 1,
/*45485*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*45488*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*45497*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->45828
/*45502*/   OPC_RecordNode,   // #0 = $imm
/*45503*/   OPC_CheckType, MVT::i32,
/*45505*/   OPC_Scope, 26, /*->45533*/ // 11 children in Scope
/*45507*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*45509*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*45511*/     OPC_EmitConvertToTarget, 0,
/*45513*/     OPC_EmitInteger, MVT::i32, 14, 
/*45516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*45533*/   /*Scope*/ 26, /*->45560*/
/*45534*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*45536*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*45538*/     OPC_EmitConvertToTarget, 0,
/*45540*/     OPC_EmitInteger, MVT::i32, 14, 
/*45543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45546*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45549*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*45560*/   /*Scope*/ 22, /*->45583*/
/*45561*/     OPC_CheckPredicate, 62, // Predicate_imm0_65535
/*45563*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*45565*/     OPC_EmitConvertToTarget, 0,
/*45567*/     OPC_EmitInteger, MVT::i32, 14, 
/*45570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*45583*/   /*Scope*/ 29, /*->45613*/
/*45584*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*45586*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*45588*/     OPC_EmitConvertToTarget, 0,
/*45590*/     OPC_EmitNodeXForm, 10, 1, // so_imm_not_XFORM
/*45593*/     OPC_EmitInteger, MVT::i32, 14, 
/*45596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45602*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*45613*/   /*Scope*/ 14, /*->45628*/
/*45614*/     OPC_CheckPredicate, 63, // Predicate_arm_i32imm
/*45616*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*45618*/     OPC_EmitConvertToTarget, 0,
/*45620*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*45628*/   /*Scope*/ 26, /*->45655*/
/*45629*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*45631*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*45633*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*45636*/     OPC_EmitConvertToTarget, 0,
/*45638*/     OPC_EmitInteger, MVT::i32, 14, 
/*45641*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45644*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*45655*/   /*Scope*/ 22, /*->45678*/
/*45656*/     OPC_CheckPredicate, 62, // Predicate_imm0_65535
/*45658*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*45660*/     OPC_EmitConvertToTarget, 0,
/*45662*/     OPC_EmitInteger, MVT::i32, 14, 
/*45665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*45678*/   /*Scope*/ 29, /*->45708*/
/*45679*/     OPC_CheckPredicate, 18, // Predicate_t2_so_imm_not
/*45681*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*45683*/     OPC_EmitConvertToTarget, 0,
/*45685*/     OPC_EmitNodeXForm, 9, 1, // t2_so_imm_not_XFORM
/*45688*/     OPC_EmitInteger, MVT::i32, 14, 
/*45691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*45708*/   /*Scope*/ 55, /*->45764*/
/*45709*/     OPC_CheckPredicate, 64, // Predicate_thumb_immshifted
/*45711*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*45713*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*45716*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*45719*/     OPC_EmitConvertToTarget, 0,
/*45721*/     OPC_EmitNodeXForm, 16, 3, // thumb_immshifted_val
/*45724*/     OPC_EmitInteger, MVT::i32, 14, 
/*45727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45730*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*45741*/     OPC_EmitConvertToTarget, 0,
/*45743*/     OPC_EmitNodeXForm, 17, 8, // thumb_immshifted_shamt
/*45746*/     OPC_EmitInteger, MVT::i32, 14, 
/*45749*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*45764*/   /*Scope*/ 49, /*->45814*/
/*45765*/     OPC_CheckPredicate, 65, // Predicate_imm0_255_comp
/*45767*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*45769*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*45772*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*45775*/     OPC_EmitConvertToTarget, 0,
/*45777*/     OPC_EmitNodeXForm, 11, 3, // imm_comp_XFORM
/*45780*/     OPC_EmitInteger, MVT::i32, 14, 
/*45783*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45786*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*45797*/     OPC_EmitInteger, MVT::i32, 14, 
/*45800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*45814*/   /*Scope*/ 12, /*->45827*/
/*45815*/     OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*45817*/     OPC_EmitConvertToTarget, 0,
/*45819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*45827*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->45880
/*45831*/   OPC_RecordMemRef,
/*45832*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*45833*/   OPC_RecordChild1, // #1 = $ptr
/*45834*/   OPC_CheckChild1Type, MVT::i32,
/*45836*/   OPC_RecordChild2, // #2 = $incr
/*45837*/   OPC_CheckType, MVT::i32,
/*45839*/   OPC_Scope, 12, /*->45853*/ // 3 children in Scope
/*45841*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_add_8
/*45843*/     OPC_EmitMergeInputChains1_0,
/*45844*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45853*/   /*Scope*/ 12, /*->45866*/
/*45854*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_add_16
/*45856*/     OPC_EmitMergeInputChains1_0,
/*45857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45866*/   /*Scope*/ 12, /*->45879*/
/*45867*/     OPC_CheckPredicate, 68, // Predicate_atomic_load_add_32
/*45869*/     OPC_EmitMergeInputChains1_0,
/*45870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45879*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->45932
/*45883*/   OPC_RecordMemRef,
/*45884*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*45885*/   OPC_RecordChild1, // #1 = $ptr
/*45886*/   OPC_CheckChild1Type, MVT::i32,
/*45888*/   OPC_RecordChild2, // #2 = $incr
/*45889*/   OPC_CheckType, MVT::i32,
/*45891*/   OPC_Scope, 12, /*->45905*/ // 3 children in Scope
/*45893*/     OPC_CheckPredicate, 69, // Predicate_atomic_load_sub_8
/*45895*/     OPC_EmitMergeInputChains1_0,
/*45896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45905*/   /*Scope*/ 12, /*->45918*/
/*45906*/     OPC_CheckPredicate, 70, // Predicate_atomic_load_sub_16
/*45908*/     OPC_EmitMergeInputChains1_0,
/*45909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45918*/   /*Scope*/ 12, /*->45931*/
/*45919*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_sub_32
/*45921*/     OPC_EmitMergeInputChains1_0,
/*45922*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45931*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->45984
/*45935*/   OPC_RecordMemRef,
/*45936*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*45937*/   OPC_RecordChild1, // #1 = $ptr
/*45938*/   OPC_CheckChild1Type, MVT::i32,
/*45940*/   OPC_RecordChild2, // #2 = $incr
/*45941*/   OPC_CheckType, MVT::i32,
/*45943*/   OPC_Scope, 12, /*->45957*/ // 3 children in Scope
/*45945*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_and_8
/*45947*/     OPC_EmitMergeInputChains1_0,
/*45948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45957*/   /*Scope*/ 12, /*->45970*/
/*45958*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_and_16
/*45960*/     OPC_EmitMergeInputChains1_0,
/*45961*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45970*/   /*Scope*/ 12, /*->45983*/
/*45971*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_and_32
/*45973*/     OPC_EmitMergeInputChains1_0,
/*45974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*45983*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->46036
/*45987*/   OPC_RecordMemRef,
/*45988*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*45989*/   OPC_RecordChild1, // #1 = $ptr
/*45990*/   OPC_CheckChild1Type, MVT::i32,
/*45992*/   OPC_RecordChild2, // #2 = $incr
/*45993*/   OPC_CheckType, MVT::i32,
/*45995*/   OPC_Scope, 12, /*->46009*/ // 3 children in Scope
/*45997*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_or_8
/*45999*/     OPC_EmitMergeInputChains1_0,
/*46000*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46009*/   /*Scope*/ 12, /*->46022*/
/*46010*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_or_16
/*46012*/     OPC_EmitMergeInputChains1_0,
/*46013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46022*/   /*Scope*/ 12, /*->46035*/
/*46023*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_or_32
/*46025*/     OPC_EmitMergeInputChains1_0,
/*46026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46035*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->46088
/*46039*/   OPC_RecordMemRef,
/*46040*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*46041*/   OPC_RecordChild1, // #1 = $ptr
/*46042*/   OPC_CheckChild1Type, MVT::i32,
/*46044*/   OPC_RecordChild2, // #2 = $incr
/*46045*/   OPC_CheckType, MVT::i32,
/*46047*/   OPC_Scope, 12, /*->46061*/ // 3 children in Scope
/*46049*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_xor_8
/*46051*/     OPC_EmitMergeInputChains1_0,
/*46052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46061*/   /*Scope*/ 12, /*->46074*/
/*46062*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_16
/*46064*/     OPC_EmitMergeInputChains1_0,
/*46065*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46074*/   /*Scope*/ 12, /*->46087*/
/*46075*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_xor_32
/*46077*/     OPC_EmitMergeInputChains1_0,
/*46078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46087*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->46140
/*46091*/   OPC_RecordMemRef,
/*46092*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*46093*/   OPC_RecordChild1, // #1 = $ptr
/*46094*/   OPC_CheckChild1Type, MVT::i32,
/*46096*/   OPC_RecordChild2, // #2 = $incr
/*46097*/   OPC_CheckType, MVT::i32,
/*46099*/   OPC_Scope, 12, /*->46113*/ // 3 children in Scope
/*46101*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_nand_8
/*46103*/     OPC_EmitMergeInputChains1_0,
/*46104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46113*/   /*Scope*/ 12, /*->46126*/
/*46114*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_nand_16
/*46116*/     OPC_EmitMergeInputChains1_0,
/*46117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46126*/   /*Scope*/ 12, /*->46139*/
/*46127*/     OPC_CheckPredicate, 83, // Predicate_atomic_load_nand_32
/*46129*/     OPC_EmitMergeInputChains1_0,
/*46130*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*46139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 88,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->46231
/*46143*/   OPC_RecordMemRef,
/*46144*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*46145*/   OPC_RecordChild1, // #1 = $ptr
/*46146*/   OPC_CheckChild1Type, MVT::i32,
/*46148*/   OPC_RecordChild2, // #2 = $val
/*46149*/   OPC_CheckType, MVT::i32,
/*46151*/   OPC_Scope, 25, /*->46178*/ // 3 children in Scope
/*46153*/     OPC_CheckPredicate, 84, // Predicate_atomic_load_min_8
/*46155*/     OPC_EmitMergeInputChains1_0,
/*46156*/     OPC_Scope, 9, /*->46167*/ // 2 children in Scope
/*46158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_MIN_I8:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46167*/     /*Scope*/ 9, /*->46177*/
/*46168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_UMIN_I8:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46177*/     0, /*End of Scope*/
/*46178*/   /*Scope*/ 25, /*->46204*/
/*46179*/     OPC_CheckPredicate, 85, // Predicate_atomic_load_min_16
/*46181*/     OPC_EmitMergeInputChains1_0,
/*46182*/     OPC_Scope, 9, /*->46193*/ // 2 children in Scope
/*46184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_MIN_I16:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46193*/     /*Scope*/ 9, /*->46203*/
/*46194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_UMIN_I16:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46203*/     0, /*End of Scope*/
/*46204*/   /*Scope*/ 25, /*->46230*/
/*46205*/     OPC_CheckPredicate, 86, // Predicate_atomic_load_min_32
/*46207*/     OPC_EmitMergeInputChains1_0,
/*46208*/     OPC_Scope, 9, /*->46219*/ // 2 children in Scope
/*46210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_MIN_I32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46219*/     /*Scope*/ 9, /*->46229*/
/*46220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_UMIN_I32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46229*/     0, /*End of Scope*/
/*46230*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 88,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->46322
/*46234*/   OPC_RecordMemRef,
/*46235*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*46236*/   OPC_RecordChild1, // #1 = $ptr
/*46237*/   OPC_CheckChild1Type, MVT::i32,
/*46239*/   OPC_RecordChild2, // #2 = $val
/*46240*/   OPC_CheckType, MVT::i32,
/*46242*/   OPC_Scope, 25, /*->46269*/ // 3 children in Scope
/*46244*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_max_8
/*46246*/     OPC_EmitMergeInputChains1_0,
/*46247*/     OPC_Scope, 9, /*->46258*/ // 2 children in Scope
/*46249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_MAX_I8:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46258*/     /*Scope*/ 9, /*->46268*/
/*46259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_UMAX_I8:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46268*/     0, /*End of Scope*/
/*46269*/   /*Scope*/ 25, /*->46295*/
/*46270*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_max_16
/*46272*/     OPC_EmitMergeInputChains1_0,
/*46273*/     OPC_Scope, 9, /*->46284*/ // 2 children in Scope
/*46275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_MAX_I16:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46284*/     /*Scope*/ 9, /*->46294*/
/*46285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_UMAX_I16:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46294*/     0, /*End of Scope*/
/*46295*/   /*Scope*/ 25, /*->46321*/
/*46296*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_max_32
/*46298*/     OPC_EmitMergeInputChains1_0,
/*46299*/     OPC_Scope, 9, /*->46310*/ // 2 children in Scope
/*46301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_MAX_I32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46310*/     /*Scope*/ 9, /*->46320*/
/*46311*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
                // Dst: (ATOMIC_LOAD_UMAX_I32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*46320*/     0, /*End of Scope*/
/*46321*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->46374
/*46325*/   OPC_RecordMemRef,
/*46326*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*46327*/   OPC_RecordChild1, // #1 = $ptr
/*46328*/   OPC_CheckChild1Type, MVT::i32,
/*46330*/   OPC_RecordChild2, // #2 = $new
/*46331*/   OPC_CheckType, MVT::i32,
/*46333*/   OPC_Scope, 12, /*->46347*/ // 3 children in Scope
/*46335*/     OPC_CheckPredicate, 90, // Predicate_atomic_swap_8
/*46337*/     OPC_EmitMergeInputChains1_0,
/*46338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$new)
/*46347*/   /*Scope*/ 12, /*->46360*/
/*46348*/     OPC_CheckPredicate, 91, // Predicate_atomic_swap_16
/*46350*/     OPC_EmitMergeInputChains1_0,
/*46351*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$new)
/*46360*/   /*Scope*/ 12, /*->46373*/
/*46361*/     OPC_CheckPredicate, 92, // Predicate_atomic_swap_32
/*46363*/     OPC_EmitMergeInputChains1_0,
/*46364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*46373*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->46430
/*46377*/   OPC_RecordMemRef,
/*46378*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*46379*/   OPC_RecordChild1, // #1 = $ptr
/*46380*/   OPC_CheckChild1Type, MVT::i32,
/*46382*/   OPC_RecordChild2, // #2 = $old
/*46383*/   OPC_RecordChild3, // #3 = $new
/*46384*/   OPC_CheckType, MVT::i32,
/*46386*/   OPC_Scope, 13, /*->46401*/ // 3 children in Scope
/*46388*/     OPC_CheckPredicate, 93, // Predicate_atomic_cmp_swap_8
/*46390*/     OPC_EmitMergeInputChains1_0,
/*46391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*46401*/   /*Scope*/ 13, /*->46415*/
/*46402*/     OPC_CheckPredicate, 94, // Predicate_atomic_cmp_swap_16
/*46404*/     OPC_EmitMergeInputChains1_0,
/*46405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*46415*/   /*Scope*/ 13, /*->46429*/
/*46416*/     OPC_CheckPredicate, 95, // Predicate_atomic_cmp_swap_32
/*46418*/     OPC_EmitMergeInputChains1_0,
/*46419*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*46429*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->46473
/*46433*/   OPC_CaptureGlueInput,
/*46434*/   OPC_RecordChild0, // #0 = $Rm
/*46435*/   OPC_CheckType, MVT::i32,
/*46437*/   OPC_Scope, 10, /*->46449*/ // 2 children in Scope
/*46439*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*46441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*46449*/   /*Scope*/ 22, /*->46472*/
/*46450*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*46452*/     OPC_EmitInteger, MVT::i32, 14, 
/*46455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*46472*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->46513
/*46476*/   OPC_RecordChild0, // #0 = $src
/*46477*/   OPC_CheckType, MVT::i32,
/*46479*/   OPC_Scope, 11, /*->46492*/ // 2 children in Scope
/*46481*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*46483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*46492*/   /*Scope*/ 19, /*->46512*/
/*46493*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*46495*/     OPC_EmitInteger, MVT::i32, 14, 
/*46498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46501*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*46512*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->46553
/*46516*/   OPC_RecordChild0, // #0 = $src
/*46517*/   OPC_CheckType, MVT::i32,
/*46519*/   OPC_Scope, 11, /*->46532*/ // 2 children in Scope
/*46521*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*46523*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*46532*/   /*Scope*/ 19, /*->46552*/
/*46533*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*46535*/     OPC_EmitInteger, MVT::i32, 14, 
/*46538*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*46552*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->46602
/*46556*/   OPC_RecordChild0, // #0 = $Rn
/*46557*/   OPC_RecordChild1, // #1 = $Rm
/*46558*/   OPC_CheckType, MVT::i32,
/*46560*/   OPC_Scope, 19, /*->46581*/ // 2 children in Scope
/*46562*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*46564*/     OPC_EmitInteger, MVT::i32, 14, 
/*46567*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46570*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*46581*/   /*Scope*/ 19, /*->46601*/
/*46582*/     OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*46584*/     OPC_EmitInteger, MVT::i32, 14, 
/*46587*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46590*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*46601*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->46648
/*46605*/   OPC_RecordChild0, // #0 = $Rm
/*46606*/   OPC_CheckType, MVT::i32,
/*46608*/   OPC_Scope, 18, /*->46628*/ // 2 children in Scope
/*46610*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*46612*/     OPC_EmitInteger, MVT::i32, 14, 
/*46615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*46628*/   /*Scope*/ 18, /*->46647*/
/*46629*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*46631*/     OPC_EmitInteger, MVT::i32, 14, 
/*46634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*46647*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->46694
/*46651*/   OPC_RecordChild0, // #0 = $Rm
/*46652*/   OPC_CheckType, MVT::i32,
/*46654*/   OPC_Scope, 18, /*->46674*/ // 2 children in Scope
/*46656*/     OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*46658*/     OPC_EmitInteger, MVT::i32, 14, 
/*46661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*46674*/   /*Scope*/ 18, /*->46693*/
/*46675*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*46677*/     OPC_EmitInteger, MVT::i32, 14, 
/*46680*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*46693*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->46759
/*46697*/   OPC_RecordChild0, // #0 = $Rm
/*46698*/   OPC_CheckType, MVT::i32,
/*46700*/   OPC_Scope, 18, /*->46720*/ // 3 children in Scope
/*46702*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*46704*/     OPC_EmitInteger, MVT::i32, 14, 
/*46707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*46720*/   /*Scope*/ 18, /*->46739*/
/*46721*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*46723*/     OPC_EmitInteger, MVT::i32, 14, 
/*46726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*46739*/   /*Scope*/ 18, /*->46758*/
/*46740*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*46742*/     OPC_EmitInteger, MVT::i32, 14, 
/*46745*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*46758*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->46784
/*46762*/   OPC_CheckType, MVT::i32,
/*46764*/   OPC_Scope, 7, /*->46773*/ // 2 children in Scope
/*46766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*46773*/   /*Scope*/ 9, /*->46783*/
/*46774*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*46776*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*46783*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->46863
/*46787*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*46788*/   OPC_RecordChild1, // #1 = $src
/*46789*/   OPC_CheckChild1Type, MVT::i32,
/*46791*/   OPC_RecordChild2, // #2 = $val
/*46792*/   OPC_CheckChild2Type, MVT::i32,
/*46794*/   OPC_CheckType, MVT::i32,
/*46796*/   OPC_Scope, 12, /*->46810*/ // 5 children in Scope
/*46798*/     OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*46800*/     OPC_EmitMergeInputChains1_0,
/*46801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*46810*/   /*Scope*/ 12, /*->46823*/
/*46811*/     OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*46813*/     OPC_EmitMergeInputChains1_0,
/*46814*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*46823*/   /*Scope*/ 12, /*->46836*/
/*46824*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*46826*/     OPC_EmitMergeInputChains1_0,
/*46827*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*46836*/   /*Scope*/ 12, /*->46849*/
/*46837*/     OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*46839*/     OPC_EmitMergeInputChains1_0,
/*46840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*46849*/   /*Scope*/ 12, /*->46862*/
/*46850*/     OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*46852*/     OPC_EmitMergeInputChains1_0,
/*46853*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*46862*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->46889
/*46866*/   OPC_RecordChild0, // #0 = $Rn
/*46867*/   OPC_RecordChild1, // #1 = $Rm
/*46868*/   OPC_CheckType, MVT::i32,
/*46870*/   OPC_CheckPatternPredicate, 30, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*46872*/   OPC_EmitInteger, MVT::i32, 14, 
/*46875*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46878*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->46915
/*46892*/   OPC_RecordChild0, // #0 = $Rn
/*46893*/   OPC_RecordChild1, // #1 = $Rm
/*46894*/   OPC_CheckType, MVT::i32,
/*46896*/   OPC_CheckPatternPredicate, 30, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*46898*/   OPC_EmitInteger, MVT::i32, 14, 
/*46901*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46904*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->47328
/*46919*/   OPC_RecordChild0, // #0 = $Sn
/*46920*/   OPC_Scope, 22, /*->46944*/ // 14 children in Scope
/*46922*/     OPC_CheckChild0Type, MVT::f32,
/*46924*/     OPC_CheckType, MVT::i32,
/*46926*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*46928*/     OPC_EmitInteger, MVT::i32, 14, 
/*46931*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46934*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*46944*/   /*Scope*/ 29, /*->46974*/
/*46945*/     OPC_CheckChild0Type, MVT::v1i64,
/*46947*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->46953
/*46950*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->46958
/*46955*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->46963
/*46960*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->46968
/*46965*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->46973
/*46970*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*46974*/   /*Scope*/ 29, /*->47004*/
/*46975*/     OPC_CheckChild0Type, MVT::v2i32,
/*46977*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->46983
/*46980*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->46988
/*46985*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->46993
/*46990*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->46998
/*46995*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->47003
/*47000*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*47004*/   /*Scope*/ 29, /*->47034*/
/*47005*/     OPC_CheckChild0Type, MVT::v4i16,
/*47007*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->47013
/*47010*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->47018
/*47015*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->47023
/*47020*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->47028
/*47025*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->47033
/*47030*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*47034*/   /*Scope*/ 29, /*->47064*/
/*47035*/     OPC_CheckChild0Type, MVT::v8i8,
/*47037*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->47043
/*47040*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->47048
/*47045*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->47053
/*47050*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->47058
/*47055*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->47063
/*47060*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*47064*/   /*Scope*/ 29, /*->47094*/
/*47065*/     OPC_CheckChild0Type, MVT::v2f32,
/*47067*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->47073
/*47070*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->47078
/*47075*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->47083
/*47080*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->47088
/*47085*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->47093
/*47090*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*47094*/   /*Scope*/ 22, /*->47117*/
/*47095*/     OPC_CheckChild0Type, MVT::i32,
/*47097*/     OPC_CheckType, MVT::f32,
/*47099*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*47101*/     OPC_EmitInteger, MVT::i32, 14, 
/*47104*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47107*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*47117*/   /*Scope*/ 29, /*->47147*/
/*47118*/     OPC_CheckChild0Type, MVT::f64,
/*47120*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->47126
/*47123*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->47131
/*47128*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->47136
/*47133*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->47141
/*47138*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->47146
/*47143*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*47147*/   /*Scope*/ 29, /*->47177*/
/*47148*/     OPC_CheckChild0Type, MVT::v4i32,
/*47150*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->47156
/*47153*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->47161
/*47158*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->47166
/*47163*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->47171
/*47168*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->47176
/*47173*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*47177*/   /*Scope*/ 29, /*->47207*/
/*47178*/     OPC_CheckChild0Type, MVT::v8i16,
/*47180*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->47186
/*47183*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->47191
/*47188*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->47196
/*47193*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->47201
/*47198*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->47206
/*47203*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*47207*/   /*Scope*/ 29, /*->47237*/
/*47208*/     OPC_CheckChild0Type, MVT::v16i8,
/*47210*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->47216
/*47213*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->47221
/*47218*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->47226
/*47223*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->47231
/*47228*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->47236
/*47233*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*47237*/   /*Scope*/ 29, /*->47267*/
/*47238*/     OPC_CheckChild0Type, MVT::v2f64,
/*47240*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->47246
/*47243*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->47251
/*47248*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->47256
/*47253*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->47261
/*47258*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->47266
/*47263*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*47267*/   /*Scope*/ 29, /*->47297*/
/*47268*/     OPC_CheckChild0Type, MVT::v4f32,
/*47270*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->47276
/*47273*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->47281
/*47278*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->47286
/*47283*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->47291
/*47288*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->47296
/*47293*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*47297*/   /*Scope*/ 29, /*->47327*/
/*47298*/     OPC_CheckChild0Type, MVT::v2i64,
/*47300*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->47306
/*47303*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->47311
/*47308*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->47316
/*47313*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->47321
/*47318*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->47326
/*47323*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*47327*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->47366
/*47331*/   OPC_RecordChild0, // #0 = $a
/*47332*/   OPC_CheckChild0Type, MVT::f32,
/*47334*/   OPC_CheckType, MVT::i32,
/*47336*/   OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*47338*/   OPC_EmitInteger, MVT::i32, 14, 
/*47341*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47344*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*47354*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*47357*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 30|128,12/*1566*/,  TARGET_VAL(ISD::FADD),// ->48936
/*47370*/   OPC_Scope, 65, /*->47437*/ // 14 children in Scope
/*47372*/     OPC_MoveChild, 0,
/*47374*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*47377*/     OPC_MoveChild, 0,
/*47379*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47382*/     OPC_RecordChild0, // #0 = $Dn
/*47383*/     OPC_RecordChild1, // #1 = $Dm
/*47384*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*47386*/     OPC_MoveParent,
/*47387*/     OPC_MoveParent,
/*47388*/     OPC_RecordChild1, // #2 = $Ddin
/*47389*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*47391*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47414
/*47394*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*47396*/       OPC_EmitInteger, MVT::i32, 14, 
/*47399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->47436
/*47416*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*47418*/       OPC_EmitInteger, MVT::i32, 14, 
/*47421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*47437*/   /*Scope*/ 65, /*->47503*/
/*47438*/     OPC_RecordChild0, // #0 = $Ddin
/*47439*/     OPC_MoveChild, 1,
/*47441*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*47444*/     OPC_MoveChild, 0,
/*47446*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47449*/     OPC_RecordChild0, // #1 = $Dn
/*47450*/     OPC_RecordChild1, // #2 = $Dm
/*47451*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*47453*/     OPC_MoveParent,
/*47454*/     OPC_MoveParent,
/*47455*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*47457*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47480
/*47460*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*47462*/       OPC_EmitInteger, MVT::i32, 14, 
/*47465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->47502
/*47482*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*47484*/       OPC_EmitInteger, MVT::i32, 14, 
/*47487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*47503*/   /*Scope*/ 59, /*->47563*/
/*47504*/     OPC_MoveChild, 0,
/*47506*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47509*/     OPC_RecordChild0, // #0 = $Dn
/*47510*/     OPC_RecordChild1, // #1 = $Dm
/*47511*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*47513*/     OPC_MoveParent,
/*47514*/     OPC_RecordChild1, // #2 = $Ddin
/*47515*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*47517*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47540
/*47520*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*47522*/       OPC_EmitInteger, MVT::i32, 14, 
/*47525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->47562
/*47542*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*47544*/       OPC_EmitInteger, MVT::i32, 14, 
/*47547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*47563*/   /*Scope*/ 79|128,1/*207*/, /*->47772*/
/*47565*/     OPC_RecordChild0, // #0 = $dstin
/*47566*/     OPC_MoveChild, 1,
/*47568*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47571*/     OPC_RecordChild0, // #1 = $a
/*47572*/     OPC_RecordChild1, // #2 = $b
/*47573*/     OPC_Scope, 51, /*->47626*/ // 2 children in Scope
/*47575*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*47577*/       OPC_MoveParent,
/*47578*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*47580*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->47603
/*47583*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*47585*/         OPC_EmitInteger, MVT::i32, 14, 
/*47588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->47625
/*47605*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*47607*/         OPC_EmitInteger, MVT::i32, 14, 
/*47610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*47626*/     /*Scope*/ 15|128,1/*143*/, /*->47771*/
/*47628*/       OPC_MoveParent,
/*47629*/       OPC_CheckType, MVT::f32,
/*47631*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*47633*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*47640*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47643*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*47652*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47655*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*47665*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*47672*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47675*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*47684*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47687*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*47697*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*47704*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47707*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*47716*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47719*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*47729*/       OPC_EmitInteger, MVT::i32, 14, 
/*47732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47735*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*47747*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47750*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*47759*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47762*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*47771*/     0, /*End of Scope*/
/*47772*/   /*Scope*/ 23|128,1/*151*/, /*->47925*/
/*47774*/     OPC_MoveChild, 0,
/*47776*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*47779*/     OPC_RecordChild0, // #0 = $a
/*47780*/     OPC_RecordChild1, // #1 = $b
/*47781*/     OPC_MoveParent,
/*47782*/     OPC_RecordChild1, // #2 = $acc
/*47783*/     OPC_CheckType, MVT::f32,
/*47785*/     OPC_CheckPatternPredicate, 33, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*47787*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*47794*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47797*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*47806*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47809*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*47819*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*47826*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47829*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*47838*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47841*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*47851*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*47858*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47861*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*47870*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47873*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*47883*/     OPC_EmitInteger, MVT::i32, 14, 
/*47886*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47889*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*47901*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47904*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*47913*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*47916*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*47925*/   /*Scope*/ 38|128,2/*294*/, /*->48221*/
/*47927*/     OPC_RecordChild0, // #0 = $Dn
/*47928*/     OPC_Scope, 29|128,1/*157*/, /*->48088*/ // 2 children in Scope
/*47931*/       OPC_RecordChild1, // #1 = $Dm
/*47932*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->47954
/*47935*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*47937*/         OPC_EmitInteger, MVT::i32, 14, 
/*47940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->48087
/*47957*/         OPC_Scope, 19, /*->47978*/ // 2 children in Scope
/*47959*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*47961*/           OPC_EmitInteger, MVT::i32, 14, 
/*47964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*47978*/         /*Scope*/ 107, /*->48086*/
/*47979*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*47981*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*47988*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*47991*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*48000*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48003*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*48013*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*48020*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48023*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*48032*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48035*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*48045*/           OPC_EmitInteger, MVT::i32, 14, 
/*48048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48051*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*48062*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*48065*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*48074*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*48077*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*48086*/         0, /*End of Scope*/
                0, // EndSwitchType
/*48088*/     /*Scope*/ 2|128,1/*130*/, /*->48220*/
/*48090*/       OPC_MoveChild, 1,
/*48092*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48095*/       OPC_Scope, 74, /*->48171*/ // 2 children in Scope
/*48097*/         OPC_RecordChild0, // #1 = $Vn
/*48098*/         OPC_MoveChild, 1,
/*48100*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48103*/         OPC_RecordChild0, // #2 = $Vm
/*48104*/         OPC_CheckChild0Type, MVT::v2f32,
/*48106*/         OPC_RecordChild1, // #3 = $lane
/*48107*/         OPC_MoveChild, 1,
/*48109*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48112*/         OPC_MoveParent,
/*48113*/         OPC_MoveParent,
/*48114*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48116*/         OPC_MoveParent,
/*48117*/         OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48119*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->48145
/*48122*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48124*/           OPC_EmitConvertToTarget, 3,
/*48126*/           OPC_EmitInteger, MVT::i32, 14, 
/*48129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->48170
/*48147*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48149*/           OPC_EmitConvertToTarget, 3,
/*48151*/           OPC_EmitInteger, MVT::i32, 14, 
/*48154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*48171*/       /*Scope*/ 47, /*->48219*/
/*48172*/         OPC_MoveChild, 0,
/*48174*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48177*/         OPC_RecordChild0, // #1 = $Vm
/*48178*/         OPC_CheckChild0Type, MVT::v2f32,
/*48180*/         OPC_RecordChild1, // #2 = $lane
/*48181*/         OPC_MoveChild, 1,
/*48183*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48186*/         OPC_MoveParent,
/*48187*/         OPC_MoveParent,
/*48188*/         OPC_RecordChild1, // #3 = $Vn
/*48189*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48191*/         OPC_MoveParent,
/*48192*/         OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48194*/         OPC_CheckType, MVT::v2f32,
/*48196*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48198*/         OPC_EmitConvertToTarget, 2,
/*48200*/         OPC_EmitInteger, MVT::i32, 14, 
/*48203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48219*/       0, /*End of Scope*/
/*48220*/     0, /*End of Scope*/
/*48221*/   /*Scope*/ 105, /*->48327*/
/*48222*/     OPC_MoveChild, 0,
/*48224*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48227*/     OPC_Scope, 48, /*->48277*/ // 2 children in Scope
/*48229*/       OPC_RecordChild0, // #0 = $Vn
/*48230*/       OPC_MoveChild, 1,
/*48232*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48235*/       OPC_RecordChild0, // #1 = $Vm
/*48236*/       OPC_CheckChild0Type, MVT::v2f32,
/*48238*/       OPC_RecordChild1, // #2 = $lane
/*48239*/       OPC_MoveChild, 1,
/*48241*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48244*/       OPC_MoveParent,
/*48245*/       OPC_MoveParent,
/*48246*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48248*/       OPC_MoveParent,
/*48249*/       OPC_RecordChild1, // #3 = $src1
/*48250*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48252*/       OPC_CheckType, MVT::v2f32,
/*48254*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48256*/       OPC_EmitConvertToTarget, 2,
/*48258*/       OPC_EmitInteger, MVT::i32, 14, 
/*48261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48277*/     /*Scope*/ 48, /*->48326*/
/*48278*/       OPC_MoveChild, 0,
/*48280*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48283*/       OPC_RecordChild0, // #0 = $Vm
/*48284*/       OPC_CheckChild0Type, MVT::v2f32,
/*48286*/       OPC_RecordChild1, // #1 = $lane
/*48287*/       OPC_MoveChild, 1,
/*48289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48292*/       OPC_MoveParent,
/*48293*/       OPC_MoveParent,
/*48294*/       OPC_RecordChild1, // #2 = $Vn
/*48295*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48297*/       OPC_MoveParent,
/*48298*/       OPC_RecordChild1, // #3 = $src1
/*48299*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48301*/       OPC_CheckType, MVT::v2f32,
/*48303*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48305*/       OPC_EmitConvertToTarget, 1,
/*48307*/       OPC_EmitInteger, MVT::i32, 14, 
/*48310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48326*/     0, /*End of Scope*/
/*48327*/   /*Scope*/ 53, /*->48381*/
/*48328*/     OPC_RecordChild0, // #0 = $src1
/*48329*/     OPC_MoveChild, 1,
/*48331*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48334*/     OPC_MoveChild, 0,
/*48336*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48339*/     OPC_RecordChild0, // #1 = $Vm
/*48340*/     OPC_CheckChild0Type, MVT::v2f32,
/*48342*/     OPC_RecordChild1, // #2 = $lane
/*48343*/     OPC_MoveChild, 1,
/*48345*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48348*/     OPC_MoveParent,
/*48349*/     OPC_MoveParent,
/*48350*/     OPC_RecordChild1, // #3 = $Vn
/*48351*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48353*/     OPC_MoveParent,
/*48354*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48356*/     OPC_CheckType, MVT::v4f32,
/*48358*/     OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48360*/     OPC_EmitConvertToTarget, 2,
/*48362*/     OPC_EmitInteger, MVT::i32, 14, 
/*48365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48381*/   /*Scope*/ 105, /*->48487*/
/*48382*/     OPC_MoveChild, 0,
/*48384*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48387*/     OPC_Scope, 48, /*->48437*/ // 2 children in Scope
/*48389*/       OPC_RecordChild0, // #0 = $Vn
/*48390*/       OPC_MoveChild, 1,
/*48392*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48395*/       OPC_RecordChild0, // #1 = $Vm
/*48396*/       OPC_CheckChild0Type, MVT::v2f32,
/*48398*/       OPC_RecordChild1, // #2 = $lane
/*48399*/       OPC_MoveChild, 1,
/*48401*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48404*/       OPC_MoveParent,
/*48405*/       OPC_MoveParent,
/*48406*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48408*/       OPC_MoveParent,
/*48409*/       OPC_RecordChild1, // #3 = $src1
/*48410*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48412*/       OPC_CheckType, MVT::v4f32,
/*48414*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48416*/       OPC_EmitConvertToTarget, 2,
/*48418*/       OPC_EmitInteger, MVT::i32, 14, 
/*48421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48437*/     /*Scope*/ 48, /*->48486*/
/*48438*/       OPC_MoveChild, 0,
/*48440*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48443*/       OPC_RecordChild0, // #0 = $Vm
/*48444*/       OPC_CheckChild0Type, MVT::v2f32,
/*48446*/       OPC_RecordChild1, // #1 = $lane
/*48447*/       OPC_MoveChild, 1,
/*48449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48452*/       OPC_MoveParent,
/*48453*/       OPC_MoveParent,
/*48454*/       OPC_RecordChild1, // #2 = $Vn
/*48455*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48457*/       OPC_MoveParent,
/*48458*/       OPC_RecordChild1, // #3 = $src1
/*48459*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48461*/       OPC_CheckType, MVT::v4f32,
/*48463*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48465*/       OPC_EmitConvertToTarget, 1,
/*48467*/       OPC_EmitInteger, MVT::i32, 14, 
/*48470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*48486*/     0, /*End of Scope*/
/*48487*/   /*Scope*/ 10|128,1/*138*/, /*->48627*/
/*48489*/     OPC_RecordChild0, // #0 = $src1
/*48490*/     OPC_MoveChild, 1,
/*48492*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48495*/     OPC_Scope, 64, /*->48561*/ // 2 children in Scope
/*48497*/       OPC_RecordChild0, // #1 = $src2
/*48498*/       OPC_MoveChild, 1,
/*48500*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48503*/       OPC_RecordChild0, // #2 = $src3
/*48504*/       OPC_CheckChild0Type, MVT::v4f32,
/*48506*/       OPC_RecordChild1, // #3 = $lane
/*48507*/       OPC_MoveChild, 1,
/*48509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48512*/       OPC_MoveParent,
/*48513*/       OPC_MoveParent,
/*48514*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48516*/       OPC_MoveParent,
/*48517*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48519*/       OPC_CheckType, MVT::v4f32,
/*48521*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48523*/       OPC_EmitConvertToTarget, 3,
/*48525*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*48528*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*48537*/       OPC_EmitConvertToTarget, 3,
/*48539*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*48542*/       OPC_EmitInteger, MVT::i32, 14, 
/*48545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48561*/     /*Scope*/ 64, /*->48626*/
/*48562*/       OPC_MoveChild, 0,
/*48564*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48567*/       OPC_RecordChild0, // #1 = $src3
/*48568*/       OPC_CheckChild0Type, MVT::v4f32,
/*48570*/       OPC_RecordChild1, // #2 = $lane
/*48571*/       OPC_MoveChild, 1,
/*48573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48576*/       OPC_MoveParent,
/*48577*/       OPC_MoveParent,
/*48578*/       OPC_RecordChild1, // #3 = $src2
/*48579*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48581*/       OPC_MoveParent,
/*48582*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48584*/       OPC_CheckType, MVT::v4f32,
/*48586*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48588*/       OPC_EmitConvertToTarget, 2,
/*48590*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*48593*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*48602*/       OPC_EmitConvertToTarget, 2,
/*48604*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*48607*/       OPC_EmitInteger, MVT::i32, 14, 
/*48610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48626*/     0, /*End of Scope*/
/*48627*/   /*Scope*/ 11|128,1/*139*/, /*->48768*/
/*48629*/     OPC_MoveChild, 0,
/*48631*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48634*/     OPC_Scope, 65, /*->48701*/ // 2 children in Scope
/*48636*/       OPC_RecordChild0, // #0 = $src2
/*48637*/       OPC_MoveChild, 1,
/*48639*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48642*/       OPC_RecordChild0, // #1 = $src3
/*48643*/       OPC_CheckChild0Type, MVT::v4f32,
/*48645*/       OPC_RecordChild1, // #2 = $lane
/*48646*/       OPC_MoveChild, 1,
/*48648*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48651*/       OPC_MoveParent,
/*48652*/       OPC_MoveParent,
/*48653*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48655*/       OPC_MoveParent,
/*48656*/       OPC_RecordChild1, // #3 = $src1
/*48657*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48659*/       OPC_CheckType, MVT::v4f32,
/*48661*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48663*/       OPC_EmitConvertToTarget, 2,
/*48665*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*48668*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*48677*/       OPC_EmitConvertToTarget, 2,
/*48679*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*48682*/       OPC_EmitInteger, MVT::i32, 14, 
/*48685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48701*/     /*Scope*/ 65, /*->48767*/
/*48702*/       OPC_MoveChild, 0,
/*48704*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48707*/       OPC_RecordChild0, // #0 = $src3
/*48708*/       OPC_CheckChild0Type, MVT::v4f32,
/*48710*/       OPC_RecordChild1, // #1 = $lane
/*48711*/       OPC_MoveChild, 1,
/*48713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48716*/       OPC_MoveParent,
/*48717*/       OPC_MoveParent,
/*48718*/       OPC_RecordChild1, // #2 = $src2
/*48719*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48721*/       OPC_MoveParent,
/*48722*/       OPC_RecordChild1, // #3 = $src1
/*48723*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48725*/       OPC_CheckType, MVT::v4f32,
/*48727*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48729*/       OPC_EmitConvertToTarget, 1,
/*48731*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*48734*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*48743*/       OPC_EmitConvertToTarget, 1,
/*48745*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*48748*/       OPC_EmitInteger, MVT::i32, 14, 
/*48751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48767*/     0, /*End of Scope*/
/*48768*/   /*Scope*/ 59, /*->48828*/
/*48769*/     OPC_RecordChild0, // #0 = $src1
/*48770*/     OPC_MoveChild, 1,
/*48772*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48775*/     OPC_RecordChild0, // #1 = $Vn
/*48776*/     OPC_RecordChild1, // #2 = $Vm
/*48777*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48779*/     OPC_MoveParent,
/*48780*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48782*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->48805
/*48785*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48787*/       OPC_EmitInteger, MVT::i32, 14, 
/*48790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48827
/*48807*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48809*/       OPC_EmitInteger, MVT::i32, 14, 
/*48812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48828*/   /*Scope*/ 59, /*->48888*/
/*48829*/     OPC_MoveChild, 0,
/*48831*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48834*/     OPC_RecordChild0, // #0 = $Vn
/*48835*/     OPC_RecordChild1, // #1 = $Vm
/*48836*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48838*/     OPC_MoveParent,
/*48839*/     OPC_RecordChild1, // #2 = $src1
/*48840*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*48842*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->48865
/*48845*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48847*/       OPC_EmitInteger, MVT::i32, 14, 
/*48850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48887
/*48867*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*48869*/       OPC_EmitInteger, MVT::i32, 14, 
/*48872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48888*/   /*Scope*/ 46, /*->48935*/
/*48889*/     OPC_RecordChild0, // #0 = $Vn
/*48890*/     OPC_RecordChild1, // #1 = $Vm
/*48891*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->48913
/*48894*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*48896*/       OPC_EmitInteger, MVT::i32, 14, 
/*48899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->48934
/*48915*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*48917*/       OPC_EmitInteger, MVT::i32, 14, 
/*48920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48935*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 125|128,6/*893*/,  TARGET_VAL(ISD::FSUB),// ->49833
/*48940*/   OPC_Scope, 65, /*->49007*/ // 4 children in Scope
/*48942*/     OPC_MoveChild, 0,
/*48944*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*48947*/     OPC_MoveChild, 0,
/*48949*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*48952*/     OPC_RecordChild0, // #0 = $Dn
/*48953*/     OPC_RecordChild1, // #1 = $Dm
/*48954*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*48956*/     OPC_MoveParent,
/*48957*/     OPC_MoveParent,
/*48958*/     OPC_RecordChild1, // #2 = $Ddin
/*48959*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*48961*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->48984
/*48964*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*48966*/       OPC_EmitInteger, MVT::i32, 14, 
/*48969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->49006
/*48986*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*48988*/       OPC_EmitInteger, MVT::i32, 14, 
/*48991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*49007*/   /*Scope*/ 59, /*->49067*/
/*49008*/     OPC_RecordChild0, // #0 = $dstin
/*49009*/     OPC_MoveChild, 1,
/*49011*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49014*/     OPC_RecordChild0, // #1 = $a
/*49015*/     OPC_RecordChild1, // #2 = $b
/*49016*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49018*/     OPC_MoveParent,
/*49019*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49021*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->49044
/*49024*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*49026*/       OPC_EmitInteger, MVT::i32, 14, 
/*49029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->49066
/*49046*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*49048*/       OPC_EmitInteger, MVT::i32, 14, 
/*49051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*49067*/   /*Scope*/ 59, /*->49127*/
/*49068*/     OPC_MoveChild, 0,
/*49070*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49073*/     OPC_RecordChild0, // #0 = $Dn
/*49074*/     OPC_RecordChild1, // #1 = $Dm
/*49075*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49077*/     OPC_MoveParent,
/*49078*/     OPC_RecordChild1, // #2 = $Ddin
/*49079*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49081*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->49104
/*49084*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*49086*/       OPC_EmitInteger, MVT::i32, 14, 
/*49089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->49126
/*49106*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*49108*/       OPC_EmitInteger, MVT::i32, 14, 
/*49111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*49127*/   /*Scope*/ 63|128,5/*703*/, /*->49832*/
/*49129*/     OPC_RecordChild0, // #0 = $acc
/*49130*/     OPC_Scope, 22|128,1/*150*/, /*->49283*/ // 4 children in Scope
/*49133*/       OPC_MoveChild, 1,
/*49135*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49138*/       OPC_RecordChild0, // #1 = $a
/*49139*/       OPC_RecordChild1, // #2 = $b
/*49140*/       OPC_MoveParent,
/*49141*/       OPC_CheckType, MVT::f32,
/*49143*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*49145*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*49152*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49155*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*49164*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49167*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*49177*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*49184*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49187*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*49196*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49199*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*49209*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*49216*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49219*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*49228*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49231*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*49241*/       OPC_EmitInteger, MVT::i32, 14, 
/*49244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49247*/       OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*49259*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49262*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*49271*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49274*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*49283*/     /*Scope*/ 29|128,1/*157*/, /*->49442*/
/*49285*/       OPC_RecordChild1, // #1 = $Dm
/*49286*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->49308
/*49289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*49291*/         OPC_EmitInteger, MVT::i32, 14, 
/*49294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->49441
/*49311*/         OPC_Scope, 19, /*->49332*/ // 2 children in Scope
/*49313*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*49315*/           OPC_EmitInteger, MVT::i32, 14, 
/*49318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*49332*/         /*Scope*/ 107, /*->49440*/
/*49333*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*49335*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*49342*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49345*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*49354*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49357*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*49367*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*49374*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49377*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*49386*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49389*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*49399*/           OPC_EmitInteger, MVT::i32, 14, 
/*49402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49405*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*49416*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49419*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*49428*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49431*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*49440*/         0, /*End of Scope*/
                0, // EndSwitchType
/*49442*/     /*Scope*/ 85|128,2/*341*/, /*->49785*/
/*49444*/       OPC_MoveChild, 1,
/*49446*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49449*/       OPC_Scope, 74, /*->49525*/ // 5 children in Scope
/*49451*/         OPC_RecordChild0, // #1 = $Vn
/*49452*/         OPC_MoveChild, 1,
/*49454*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49457*/         OPC_RecordChild0, // #2 = $Vm
/*49458*/         OPC_CheckChild0Type, MVT::v2f32,
/*49460*/         OPC_RecordChild1, // #3 = $lane
/*49461*/         OPC_MoveChild, 1,
/*49463*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49466*/         OPC_MoveParent,
/*49467*/         OPC_MoveParent,
/*49468*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49470*/         OPC_MoveParent,
/*49471*/         OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49473*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->49499
/*49476*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49478*/           OPC_EmitConvertToTarget, 3,
/*49480*/           OPC_EmitInteger, MVT::i32, 14, 
/*49483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49486*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->49524
/*49501*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49503*/           OPC_EmitConvertToTarget, 3,
/*49505*/           OPC_EmitInteger, MVT::i32, 14, 
/*49508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49511*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*49525*/       /*Scope*/ 74, /*->49600*/
/*49526*/         OPC_MoveChild, 0,
/*49528*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49531*/         OPC_RecordChild0, // #1 = $Vm
/*49532*/         OPC_CheckChild0Type, MVT::v2f32,
/*49534*/         OPC_RecordChild1, // #2 = $lane
/*49535*/         OPC_MoveChild, 1,
/*49537*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49540*/         OPC_MoveParent,
/*49541*/         OPC_MoveParent,
/*49542*/         OPC_RecordChild1, // #3 = $Vn
/*49543*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49545*/         OPC_MoveParent,
/*49546*/         OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49548*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->49574
/*49551*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49553*/           OPC_EmitConvertToTarget, 2,
/*49555*/           OPC_EmitInteger, MVT::i32, 14, 
/*49558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49561*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->49599
/*49576*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49578*/           OPC_EmitConvertToTarget, 2,
/*49580*/           OPC_EmitInteger, MVT::i32, 14, 
/*49583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49586*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*49600*/       /*Scope*/ 64, /*->49665*/
/*49601*/         OPC_RecordChild0, // #1 = $src2
/*49602*/         OPC_MoveChild, 1,
/*49604*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49607*/         OPC_RecordChild0, // #2 = $src3
/*49608*/         OPC_CheckChild0Type, MVT::v4f32,
/*49610*/         OPC_RecordChild1, // #3 = $lane
/*49611*/         OPC_MoveChild, 1,
/*49613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49616*/         OPC_MoveParent,
/*49617*/         OPC_MoveParent,
/*49618*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49620*/         OPC_MoveParent,
/*49621*/         OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49623*/         OPC_CheckType, MVT::v4f32,
/*49625*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49627*/         OPC_EmitConvertToTarget, 3,
/*49629*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*49632*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*49641*/         OPC_EmitConvertToTarget, 3,
/*49643*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*49646*/         OPC_EmitInteger, MVT::i32, 14, 
/*49649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49665*/       /*Scope*/ 64, /*->49730*/
/*49666*/         OPC_MoveChild, 0,
/*49668*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49671*/         OPC_RecordChild0, // #1 = $src3
/*49672*/         OPC_CheckChild0Type, MVT::v4f32,
/*49674*/         OPC_RecordChild1, // #2 = $lane
/*49675*/         OPC_MoveChild, 1,
/*49677*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49680*/         OPC_MoveParent,
/*49681*/         OPC_MoveParent,
/*49682*/         OPC_RecordChild1, // #3 = $src2
/*49683*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49685*/         OPC_MoveParent,
/*49686*/         OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49688*/         OPC_CheckType, MVT::v4f32,
/*49690*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49692*/         OPC_EmitConvertToTarget, 2,
/*49694*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*49697*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*49706*/         OPC_EmitConvertToTarget, 2,
/*49708*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*49711*/         OPC_EmitInteger, MVT::i32, 14, 
/*49714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49730*/       /*Scope*/ 53, /*->49784*/
/*49731*/         OPC_RecordChild0, // #1 = $Vn
/*49732*/         OPC_RecordChild1, // #2 = $Vm
/*49733*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*49735*/         OPC_MoveParent,
/*49736*/         OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*49738*/         OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->49761
/*49741*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49743*/           OPC_EmitInteger, MVT::i32, 14, 
/*49746*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49749*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                  /*SwitchType*/ 20,  MVT::v4f32,// ->49783
/*49763*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*49765*/           OPC_EmitInteger, MVT::i32, 14, 
/*49768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49771*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                  0, // EndSwitchType
/*49784*/       0, /*End of Scope*/
/*49785*/     /*Scope*/ 45, /*->49831*/
/*49786*/       OPC_RecordChild1, // #1 = $Vm
/*49787*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->49809
/*49790*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*49792*/         OPC_EmitInteger, MVT::i32, 14, 
/*49795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->49830
/*49811*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*49813*/         OPC_EmitInteger, MVT::i32, 14, 
/*49816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*49831*/     0, /*End of Scope*/
/*49832*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,1/*218*/,  TARGET_VAL(ISD::FNEG),// ->50055
/*49837*/   OPC_Scope, 52, /*->49891*/ // 2 children in Scope
/*49839*/     OPC_MoveChild, 0,
/*49841*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49844*/     OPC_RecordChild0, // #0 = $Dn
/*49845*/     OPC_RecordChild1, // #1 = $Dm
/*49846*/     OPC_MoveParent,
/*49847*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->49869
/*49850*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*49852*/       OPC_EmitInteger, MVT::i32, 14, 
/*49855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 19,  MVT::f32,// ->49890
/*49871*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*49873*/       OPC_EmitInteger, MVT::i32, 14, 
/*49876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*49891*/   /*Scope*/ 33|128,1/*161*/, /*->50054*/
/*49893*/     OPC_RecordChild0, // #0 = $Dm
/*49894*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->49915
/*49897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*49899*/       OPC_EmitInteger, MVT::i32, 14, 
/*49902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->50013
/*49917*/       OPC_Scope, 18, /*->49937*/ // 2 children in Scope
/*49919*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*49921*/         OPC_EmitInteger, MVT::i32, 14, 
/*49924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*49937*/       /*Scope*/ 74, /*->50012*/
/*49938*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*49940*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*49947*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49950*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*49959*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*49962*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*49972*/         OPC_EmitInteger, MVT::i32, 14, 
/*49975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49978*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*49988*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*49991*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*50000*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50003*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50012*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->50033
/*50015*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50017*/       OPC_EmitInteger, MVT::i32, 14, 
/*50020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->50053
/*50035*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50037*/       OPC_EmitInteger, MVT::i32, 14, 
/*50040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50054*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->50626
/*50059*/   OPC_Scope, 52, /*->50113*/ // 6 children in Scope
/*50061*/     OPC_MoveChild, 0,
/*50063*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*50066*/     OPC_RecordChild0, // #0 = $a
/*50067*/     OPC_MoveParent,
/*50068*/     OPC_RecordChild1, // #1 = $b
/*50069*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->50091
/*50072*/       OPC_CheckPatternPredicate, 36, // (!HonorSignDependentRoundingFPMath())
/*50074*/       OPC_EmitInteger, MVT::i32, 14, 
/*50077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->50112
/*50093*/       OPC_CheckPatternPredicate, 36, // (!HonorSignDependentRoundingFPMath())
/*50095*/       OPC_EmitInteger, MVT::i32, 14, 
/*50098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50113*/   /*Scope*/ 25|128,2/*281*/, /*->50396*/
/*50115*/     OPC_RecordChild0, // #0 = $b
/*50116*/     OPC_Scope, 51, /*->50169*/ // 3 children in Scope
/*50118*/       OPC_MoveChild, 1,
/*50120*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*50123*/       OPC_RecordChild0, // #1 = $a
/*50124*/       OPC_MoveParent,
/*50125*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->50147
/*50128*/         OPC_CheckPatternPredicate, 36, // (!HonorSignDependentRoundingFPMath())
/*50130*/         OPC_EmitInteger, MVT::i32, 14, 
/*50133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->50168
/*50149*/         OPC_CheckPatternPredicate, 36, // (!HonorSignDependentRoundingFPMath())
/*50151*/         OPC_EmitInteger, MVT::i32, 14, 
/*50154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*50169*/     /*Scope*/ 29|128,1/*157*/, /*->50328*/
/*50171*/       OPC_RecordChild1, // #1 = $Dm
/*50172*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->50194
/*50175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50177*/         OPC_EmitInteger, MVT::i32, 14, 
/*50180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->50327
/*50197*/         OPC_Scope, 19, /*->50218*/ // 2 children in Scope
/*50199*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50201*/           OPC_EmitInteger, MVT::i32, 14, 
/*50204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*50218*/         /*Scope*/ 107, /*->50326*/
/*50219*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*50221*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*50228*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50231*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*50240*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50243*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*50253*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*50260*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50263*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*50272*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50275*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*50285*/           OPC_EmitInteger, MVT::i32, 14, 
/*50288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50291*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*50302*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50305*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*50314*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50317*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50326*/         0, /*End of Scope*/
                0, // EndSwitchType
/*50328*/     /*Scope*/ 66, /*->50395*/
/*50329*/       OPC_MoveChild, 1,
/*50331*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50334*/       OPC_RecordChild0, // #1 = $Vm
/*50335*/       OPC_CheckChild0Type, MVT::v2f32,
/*50337*/       OPC_RecordChild1, // #2 = $lane
/*50338*/       OPC_MoveChild, 1,
/*50340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50343*/       OPC_MoveParent,
/*50344*/       OPC_MoveParent,
/*50345*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->50370
/*50348*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50350*/         OPC_EmitConvertToTarget, 2,
/*50352*/         OPC_EmitInteger, MVT::i32, 14, 
/*50355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->50394
/*50372*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50374*/         OPC_EmitConvertToTarget, 2,
/*50376*/         OPC_EmitInteger, MVT::i32, 14, 
/*50379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*50395*/     0, /*End of Scope*/
/*50396*/   /*Scope*/ 67, /*->50464*/
/*50397*/     OPC_MoveChild, 0,
/*50399*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50402*/     OPC_RecordChild0, // #0 = $Vm
/*50403*/     OPC_CheckChild0Type, MVT::v2f32,
/*50405*/     OPC_RecordChild1, // #1 = $lane
/*50406*/     OPC_MoveChild, 1,
/*50408*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50411*/     OPC_MoveParent,
/*50412*/     OPC_MoveParent,
/*50413*/     OPC_RecordChild1, // #2 = $Vn
/*50414*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->50439
/*50417*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50419*/       OPC_EmitConvertToTarget, 1,
/*50421*/       OPC_EmitInteger, MVT::i32, 14, 
/*50424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->50463
/*50441*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50443*/       OPC_EmitConvertToTarget, 1,
/*50445*/       OPC_EmitInteger, MVT::i32, 14, 
/*50448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*50464*/   /*Scope*/ 56, /*->50521*/
/*50465*/     OPC_RecordChild0, // #0 = $src1
/*50466*/     OPC_MoveChild, 1,
/*50468*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50471*/     OPC_RecordChild0, // #1 = $src2
/*50472*/     OPC_CheckChild0Type, MVT::v4f32,
/*50474*/     OPC_RecordChild1, // #2 = $lane
/*50475*/     OPC_MoveChild, 1,
/*50477*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50480*/     OPC_MoveParent,
/*50481*/     OPC_MoveParent,
/*50482*/     OPC_CheckType, MVT::v4f32,
/*50484*/     OPC_EmitConvertToTarget, 2,
/*50486*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*50489*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*50498*/     OPC_EmitConvertToTarget, 2,
/*50500*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*50503*/     OPC_EmitInteger, MVT::i32, 14, 
/*50506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50521*/   /*Scope*/ 56, /*->50578*/
/*50522*/     OPC_MoveChild, 0,
/*50524*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*50527*/     OPC_RecordChild0, // #0 = $src2
/*50528*/     OPC_CheckChild0Type, MVT::v4f32,
/*50530*/     OPC_RecordChild1, // #1 = $lane
/*50531*/     OPC_MoveChild, 1,
/*50533*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50536*/     OPC_MoveParent,
/*50537*/     OPC_MoveParent,
/*50538*/     OPC_RecordChild1, // #2 = $src1
/*50539*/     OPC_CheckType, MVT::v4f32,
/*50541*/     OPC_EmitConvertToTarget, 1,
/*50543*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*50546*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*50555*/     OPC_EmitConvertToTarget, 1,
/*50557*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*50560*/     OPC_EmitInteger, MVT::i32, 14, 
/*50563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50578*/   /*Scope*/ 46, /*->50625*/
/*50579*/     OPC_RecordChild0, // #0 = $Vn
/*50580*/     OPC_RecordChild1, // #1 = $Vm
/*50581*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->50603
/*50584*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50586*/       OPC_EmitInteger, MVT::i32, 14, 
/*50589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->50624
/*50605*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*50607*/       OPC_EmitInteger, MVT::i32, 14, 
/*50610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50625*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::ConstantFP),// ->50680
/*50629*/   OPC_RecordNode,   // #0 = $imm
/*50630*/   OPC_SwitchType /*2 cases */, 22,  MVT::f64,// ->50655
/*50633*/     OPC_CheckPredicate, 99, // Predicate_vfp_f64imm
/*50635*/     OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP3())
/*50637*/     OPC_EmitConvertToTarget, 0,
/*50639*/     OPC_EmitInteger, MVT::i32, 14, 
/*50642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (fpimm:f64):$imm)
            /*SwitchType*/ 22,  MVT::f32,// ->50679
/*50657*/     OPC_CheckPredicate, 100, // Predicate_vfp_f32imm
/*50659*/     OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP3())
/*50661*/     OPC_EmitConvertToTarget, 0,
/*50663*/     OPC_EmitInteger, MVT::i32, 14, 
/*50666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (fpimm:f32):$imm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->50729
/*50683*/   OPC_RecordChild0, // #0 = $Dn
/*50684*/   OPC_RecordChild1, // #1 = $Dm
/*50685*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->50707
/*50688*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50690*/     OPC_EmitInteger, MVT::i32, 14, 
/*50693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->50728
/*50709*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50711*/     OPC_EmitInteger, MVT::i32, 14, 
/*50714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->50853
/*50732*/   OPC_RecordChild0, // #0 = $Dm
/*50733*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->50754
/*50736*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50738*/     OPC_EmitInteger, MVT::i32, 14, 
/*50741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->50852
/*50756*/     OPC_Scope, 18, /*->50776*/ // 2 children in Scope
/*50758*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50760*/       OPC_EmitInteger, MVT::i32, 14, 
/*50763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*50776*/     /*Scope*/ 74, /*->50851*/
/*50777*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*50779*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*50786*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50789*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*50798*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50801*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*50811*/       OPC_EmitInteger, MVT::i32, 14, 
/*50814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50817*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*50827*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50830*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*50839*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50842*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50851*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->50879
/*50856*/   OPC_RecordChild0, // #0 = $Sm
/*50857*/   OPC_CheckChild0Type, MVT::f32,
/*50859*/   OPC_CheckType, MVT::f64,
/*50861*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50863*/   OPC_EmitInteger, MVT::i32, 14, 
/*50866*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50869*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->50903
/*50882*/   OPC_RecordChild0, // #0 = $Dm
/*50883*/   OPC_CheckType, MVT::f32,
/*50885*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50887*/   OPC_EmitInteger, MVT::i32, 14, 
/*50890*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50893*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->50949
/*50906*/   OPC_RecordChild0, // #0 = $Dm
/*50907*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->50928
/*50910*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50912*/     OPC_EmitInteger, MVT::i32, 14, 
/*50915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->50948
/*50930*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50932*/     OPC_EmitInteger, MVT::i32, 14, 
/*50935*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50938*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->50973
/*50952*/   OPC_RecordChild0, // #0 = $Rt
/*50953*/   OPC_RecordChild1, // #1 = $Rt2
/*50954*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50956*/   OPC_EmitInteger, MVT::i32, 14, 
/*50959*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50962*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->51097
/*50976*/   OPC_RecordChild0, // #0 = $Sm
/*50977*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->50998
/*50980*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*50982*/     OPC_EmitInteger, MVT::i32, 14, 
/*50985*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->51096
/*51000*/     OPC_Scope, 18, /*->51020*/ // 2 children in Scope
/*51002*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51004*/       OPC_EmitInteger, MVT::i32, 14, 
/*51007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*51020*/     /*Scope*/ 74, /*->51095*/
/*51021*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51023*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*51030*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51033*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*51042*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51045*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*51055*/       OPC_EmitInteger, MVT::i32, 14, 
/*51058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51061*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*51071*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51074*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*51083*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51086*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51095*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->51221
/*51100*/   OPC_RecordChild0, // #0 = $Sm
/*51101*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->51122
/*51104*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*51106*/     OPC_EmitInteger, MVT::i32, 14, 
/*51109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->51220
/*51124*/     OPC_Scope, 18, /*->51144*/ // 2 children in Scope
/*51126*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51128*/       OPC_EmitInteger, MVT::i32, 14, 
/*51131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*51144*/     /*Scope*/ 74, /*->51219*/
/*51145*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51147*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*51154*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51157*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*51166*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51169*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*51179*/       OPC_EmitInteger, MVT::i32, 14, 
/*51182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51185*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*51195*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51198*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*51207*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51210*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51219*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->51347
/*51224*/   OPC_RecordChild0, // #0 = $Dm
/*51225*/   OPC_Scope, 20, /*->51247*/ // 2 children in Scope
/*51227*/     OPC_CheckChild0Type, MVT::f64,
/*51229*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*51231*/     OPC_EmitInteger, MVT::i32, 14, 
/*51234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*51247*/   /*Scope*/ 98, /*->51346*/
/*51248*/     OPC_CheckChild0Type, MVT::f32,
/*51250*/     OPC_Scope, 18, /*->51270*/ // 2 children in Scope
/*51252*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51254*/       OPC_EmitInteger, MVT::i32, 14, 
/*51257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*51270*/     /*Scope*/ 74, /*->51345*/
/*51271*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51273*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*51280*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51283*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*51292*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51295*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*51305*/       OPC_EmitInteger, MVT::i32, 14, 
/*51308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51311*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*51321*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51324*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*51333*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51336*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51345*/     0, /*End of Scope*/
/*51346*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->51473
/*51350*/   OPC_RecordChild0, // #0 = $Dm
/*51351*/   OPC_Scope, 20, /*->51373*/ // 2 children in Scope
/*51353*/     OPC_CheckChild0Type, MVT::f64,
/*51355*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*51357*/     OPC_EmitInteger, MVT::i32, 14, 
/*51360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*51373*/   /*Scope*/ 98, /*->51472*/
/*51374*/     OPC_CheckChild0Type, MVT::f32,
/*51376*/     OPC_Scope, 18, /*->51396*/ // 2 children in Scope
/*51378*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51380*/       OPC_EmitInteger, MVT::i32, 14, 
/*51383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*51396*/     /*Scope*/ 74, /*->51471*/
/*51397*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51399*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*51406*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51409*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*51418*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51421*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*51431*/       OPC_EmitInteger, MVT::i32, 14, 
/*51434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51437*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*51447*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51450*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*51459*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51462*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51471*/     0, /*End of Scope*/
/*51472*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->51511
/*51476*/   OPC_RecordChild0, // #0 = $a
/*51477*/   OPC_CheckChild0Type, MVT::i32,
/*51479*/   OPC_CheckType, MVT::f32,
/*51481*/   OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51483*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*51486*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*51495*/   OPC_EmitInteger, MVT::i32, 14, 
/*51498*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51501*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->51623
/*51514*/   OPC_RecordChild0, // #0 = $a
/*51515*/   OPC_RecordChild1, // #1 = $b
/*51516*/   OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51518*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*51525*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51528*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*51537*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51540*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*51550*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*51557*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51560*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*51569*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51572*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*51582*/   OPC_EmitInteger, MVT::i32, 14, 
/*51585*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51588*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*51599*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51602*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*51611*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51614*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->51735
/*51626*/   OPC_RecordChild0, // #0 = $a
/*51627*/   OPC_RecordChild1, // #1 = $b
/*51628*/   OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51630*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*51637*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51640*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*51649*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51652*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*51662*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*51669*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51672*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*51681*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51684*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*51694*/   OPC_EmitInteger, MVT::i32, 14, 
/*51697*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51700*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*51711*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51714*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*51723*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51726*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->52458
/*51739*/   OPC_RecordChild0, // #0 = $src
/*51740*/   OPC_Scope, 11|128,2/*267*/, /*->52010*/ // 4 children in Scope
/*51743*/     OPC_MoveChild, 1,
/*51745*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*51748*/     OPC_RecordMemRef,
/*51749*/     OPC_RecordNode, // #1 = 'ld' chained node
/*51750*/     OPC_CheckFoldableChainNode,
/*51751*/     OPC_RecordChild1, // #2 = $Rn
/*51752*/     OPC_CheckChild1Type, MVT::i32,
/*51754*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*51756*/     OPC_CheckType, MVT::i32,
/*51758*/     OPC_Scope, 84, /*->51844*/ // 4 children in Scope
/*51760*/       OPC_CheckPredicate, 50, // Predicate_extload
/*51762*/       OPC_Scope, 39, /*->51803*/ // 2 children in Scope
/*51764*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*51766*/         OPC_MoveParent,
/*51767*/         OPC_RecordChild2, // #3 = $lane
/*51768*/         OPC_MoveChild, 2,
/*51770*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51773*/         OPC_MoveParent,
/*51774*/         OPC_CheckType, MVT::v8i8,
/*51776*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51778*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*51781*/         OPC_EmitMergeInputChains1_1,
/*51782*/         OPC_EmitConvertToTarget, 3,
/*51784*/         OPC_EmitInteger, MVT::i32, 14, 
/*51787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*51803*/       /*Scope*/ 39, /*->51843*/
/*51804*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*51806*/         OPC_MoveParent,
/*51807*/         OPC_RecordChild2, // #3 = $lane
/*51808*/         OPC_MoveChild, 2,
/*51810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51813*/         OPC_MoveParent,
/*51814*/         OPC_CheckType, MVT::v4i16,
/*51816*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51818*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*51821*/         OPC_EmitMergeInputChains1_1,
/*51822*/         OPC_EmitConvertToTarget, 3,
/*51824*/         OPC_EmitInteger, MVT::i32, 14, 
/*51827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*51843*/       0, /*End of Scope*/
/*51844*/     /*Scope*/ 39, /*->51884*/
/*51845*/       OPC_CheckPredicate, 24, // Predicate_load
/*51847*/       OPC_MoveParent,
/*51848*/       OPC_RecordChild2, // #3 = $lane
/*51849*/       OPC_MoveChild, 2,
/*51851*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51854*/       OPC_MoveParent,
/*51855*/       OPC_CheckType, MVT::v2i32,
/*51857*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51859*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*51862*/       OPC_EmitMergeInputChains1_1,
/*51863*/       OPC_EmitConvertToTarget, 3,
/*51865*/       OPC_EmitInteger, MVT::i32, 14, 
/*51868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*51884*/     /*Scope*/ 84, /*->51969*/
/*51885*/       OPC_CheckPredicate, 50, // Predicate_extload
/*51887*/       OPC_Scope, 39, /*->51928*/ // 2 children in Scope
/*51889*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*51891*/         OPC_MoveParent,
/*51892*/         OPC_RecordChild2, // #3 = $lane
/*51893*/         OPC_MoveChild, 2,
/*51895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51898*/         OPC_MoveParent,
/*51899*/         OPC_CheckType, MVT::v16i8,
/*51901*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51903*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*51906*/         OPC_EmitMergeInputChains1_1,
/*51907*/         OPC_EmitConvertToTarget, 3,
/*51909*/         OPC_EmitInteger, MVT::i32, 14, 
/*51912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*51928*/       /*Scope*/ 39, /*->51968*/
/*51929*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*51931*/         OPC_MoveParent,
/*51932*/         OPC_RecordChild2, // #3 = $lane
/*51933*/         OPC_MoveChild, 2,
/*51935*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51938*/         OPC_MoveParent,
/*51939*/         OPC_CheckType, MVT::v8i16,
/*51941*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51943*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*51946*/         OPC_EmitMergeInputChains1_1,
/*51947*/         OPC_EmitConvertToTarget, 3,
/*51949*/         OPC_EmitInteger, MVT::i32, 14, 
/*51952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*51968*/       0, /*End of Scope*/
/*51969*/     /*Scope*/ 39, /*->52009*/
/*51970*/       OPC_CheckPredicate, 24, // Predicate_load
/*51972*/       OPC_MoveParent,
/*51973*/       OPC_RecordChild2, // #3 = $lane
/*51974*/       OPC_MoveChild, 2,
/*51976*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51979*/       OPC_MoveParent,
/*51980*/       OPC_CheckType, MVT::v4i32,
/*51982*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*51984*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*51987*/       OPC_EmitMergeInputChains1_1,
/*51988*/       OPC_EmitConvertToTarget, 3,
/*51990*/       OPC_EmitInteger, MVT::i32, 14, 
/*51993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*52009*/     0, /*End of Scope*/
/*52010*/   /*Scope*/ 21|128,2/*277*/, /*->52289*/
/*52012*/     OPC_RecordChild1, // #1 = $R
/*52013*/     OPC_Scope, 59, /*->52074*/ // 4 children in Scope
/*52015*/       OPC_CheckChild1Type, MVT::i32,
/*52017*/       OPC_RecordChild2, // #2 = $lane
/*52018*/       OPC_MoveChild, 2,
/*52020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52023*/       OPC_MoveParent,
/*52024*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->52049
/*52027*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52029*/         OPC_EmitConvertToTarget, 2,
/*52031*/         OPC_EmitInteger, MVT::i32, 14, 
/*52034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->52073
/*52051*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52053*/         OPC_EmitConvertToTarget, 2,
/*52055*/         OPC_EmitInteger, MVT::i32, 14, 
/*52058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*52074*/     /*Scope*/ 31, /*->52106*/
/*52075*/       OPC_RecordChild2, // #2 = $lane
/*52076*/       OPC_MoveChild, 2,
/*52078*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52081*/       OPC_MoveParent,
/*52082*/       OPC_CheckType, MVT::v2i32,
/*52084*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52086*/       OPC_EmitConvertToTarget, 2,
/*52088*/       OPC_EmitInteger, MVT::i32, 14, 
/*52091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*52106*/     /*Scope*/ 119, /*->52226*/
/*52107*/       OPC_CheckChild1Type, MVT::i32,
/*52109*/       OPC_RecordChild2, // #2 = $lane
/*52110*/       OPC_MoveChild, 2,
/*52112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52115*/       OPC_MoveParent,
/*52116*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->52171
/*52119*/         OPC_EmitConvertToTarget, 2,
/*52121*/         OPC_EmitNodeXForm, 12, 3, // DSubReg_i8_reg
/*52124*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*52133*/         OPC_EmitConvertToTarget, 2,
/*52135*/         OPC_EmitNodeXForm, 13, 6, // SubReg_i8_lane
/*52138*/         OPC_EmitInteger, MVT::i32, 14, 
/*52141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52144*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*52156*/         OPC_EmitConvertToTarget, 2,
/*52158*/         OPC_EmitNodeXForm, 12, 11, // DSubReg_i8_reg
/*52161*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->52225
/*52173*/         OPC_EmitConvertToTarget, 2,
/*52175*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*52178*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*52187*/         OPC_EmitConvertToTarget, 2,
/*52189*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*52192*/         OPC_EmitInteger, MVT::i32, 14, 
/*52195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52198*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*52210*/         OPC_EmitConvertToTarget, 2,
/*52212*/         OPC_EmitNodeXForm, 4, 11, // DSubReg_i16_reg
/*52215*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*52226*/     /*Scope*/ 61, /*->52288*/
/*52227*/       OPC_RecordChild2, // #2 = $lane
/*52228*/       OPC_MoveChild, 2,
/*52230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52233*/       OPC_MoveParent,
/*52234*/       OPC_CheckType, MVT::v4i32,
/*52236*/       OPC_EmitConvertToTarget, 2,
/*52238*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*52241*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*52250*/       OPC_EmitConvertToTarget, 2,
/*52252*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*52255*/       OPC_EmitInteger, MVT::i32, 14, 
/*52258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52261*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*52273*/       OPC_EmitConvertToTarget, 2,
/*52275*/       OPC_EmitNodeXForm, 6, 11, // DSubReg_i32_reg
/*52278*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*52288*/     0, /*End of Scope*/
/*52289*/   /*Scope*/ 81, /*->52371*/
/*52290*/     OPC_MoveChild, 1,
/*52292*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*52295*/     OPC_RecordMemRef,
/*52296*/     OPC_RecordNode, // #1 = 'ld' chained node
/*52297*/     OPC_CheckFoldableChainNode,
/*52298*/     OPC_RecordChild1, // #2 = $addr
/*52299*/     OPC_CheckChild1Type, MVT::i32,
/*52301*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*52303*/     OPC_CheckPredicate, 24, // Predicate_load
/*52305*/     OPC_CheckType, MVT::f32,
/*52307*/     OPC_MoveParent,
/*52308*/     OPC_RecordChild2, // #3 = $lane
/*52309*/     OPC_MoveChild, 2,
/*52311*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52314*/     OPC_MoveParent,
/*52315*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->52343
/*52318*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*52321*/       OPC_EmitMergeInputChains1_1,
/*52322*/       OPC_EmitConvertToTarget, 3,
/*52324*/       OPC_EmitInteger, MVT::i32, 14, 
/*52327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 25,  MVT::v4f32,// ->52370
/*52345*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*52348*/       OPC_EmitMergeInputChains1_1,
/*52349*/       OPC_EmitConvertToTarget, 3,
/*52351*/       OPC_EmitInteger, MVT::i32, 14, 
/*52354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*52371*/   /*Scope*/ 85, /*->52457*/
/*52372*/     OPC_RecordChild1, // #1 = $src2
/*52373*/     OPC_RecordChild2, // #2 = $src3
/*52374*/     OPC_MoveChild, 2,
/*52376*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52379*/     OPC_MoveParent,
/*52380*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->52398
/*52383*/       OPC_EmitConvertToTarget, 2,
/*52385*/       OPC_EmitNodeXForm, 14, 3, // DSubReg_f64_reg
/*52388*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->52427
/*52400*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52403*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52412*/       OPC_EmitConvertToTarget, 2,
/*52414*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*52417*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->52456
/*52429*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*52432*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52441*/       OPC_EmitConvertToTarget, 2,
/*52443*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*52446*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*52457*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,3/*491*/,  TARGET_VAL(ARMISD::VDUP),// ->52953
/*52462*/   OPC_Scope, 72|128,1/*200*/, /*->52665*/ // 4 children in Scope
/*52465*/     OPC_MoveChild, 0,
/*52467*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*52470*/     OPC_RecordMemRef,
/*52471*/     OPC_RecordNode, // #0 = 'ld' chained node
/*52472*/     OPC_RecordChild1, // #1 = $Rn
/*52473*/     OPC_CheckChild1Type, MVT::i32,
/*52475*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*52477*/     OPC_CheckType, MVT::i32,
/*52479*/     OPC_Scope, 62, /*->52543*/ // 4 children in Scope
/*52481*/       OPC_CheckPredicate, 50, // Predicate_extload
/*52483*/       OPC_Scope, 28, /*->52513*/ // 2 children in Scope
/*52485*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*52487*/         OPC_MoveParent,
/*52488*/         OPC_CheckType, MVT::v8i8,
/*52490*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52492*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*52495*/         OPC_EmitMergeInputChains1_0,
/*52496*/         OPC_EmitInteger, MVT::i32, 14, 
/*52499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*52513*/       /*Scope*/ 28, /*->52542*/
/*52514*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*52516*/         OPC_MoveParent,
/*52517*/         OPC_CheckType, MVT::v4i16,
/*52519*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52521*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*52524*/         OPC_EmitMergeInputChains1_0,
/*52525*/         OPC_EmitInteger, MVT::i32, 14, 
/*52528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*52542*/       0, /*End of Scope*/
/*52543*/     /*Scope*/ 28, /*->52572*/
/*52544*/       OPC_CheckPredicate, 24, // Predicate_load
/*52546*/       OPC_MoveParent,
/*52547*/       OPC_CheckType, MVT::v2i32,
/*52549*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52551*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*52554*/       OPC_EmitMergeInputChains1_0,
/*52555*/       OPC_EmitInteger, MVT::i32, 14, 
/*52558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*52572*/     /*Scope*/ 62, /*->52635*/
/*52573*/       OPC_CheckPredicate, 50, // Predicate_extload
/*52575*/       OPC_Scope, 28, /*->52605*/ // 2 children in Scope
/*52577*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*52579*/         OPC_MoveParent,
/*52580*/         OPC_CheckType, MVT::v16i8,
/*52582*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52584*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*52587*/         OPC_EmitMergeInputChains1_0,
/*52588*/         OPC_EmitInteger, MVT::i32, 14, 
/*52591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8Pseudo:v16i8 addrmode6dup:i32:$addr)
/*52605*/       /*Scope*/ 28, /*->52634*/
/*52606*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*52608*/         OPC_MoveParent,
/*52609*/         OPC_CheckType, MVT::v8i16,
/*52611*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52613*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*52616*/         OPC_EmitMergeInputChains1_0,
/*52617*/         OPC_EmitInteger, MVT::i32, 14, 
/*52620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16Pseudo:v8i16 addrmode6dup:i32:$addr)
/*52634*/       0, /*End of Scope*/
/*52635*/     /*Scope*/ 28, /*->52664*/
/*52636*/       OPC_CheckPredicate, 24, // Predicate_load
/*52638*/       OPC_MoveParent,
/*52639*/       OPC_CheckType, MVT::v4i32,
/*52641*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52643*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*52646*/       OPC_EmitMergeInputChains1_0,
/*52647*/       OPC_EmitInteger, MVT::i32, 14, 
/*52650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPq32Pseudo:v4i32 addrmode6dup:i32:$addr)
/*52664*/     0, /*End of Scope*/
/*52665*/   /*Scope*/ 125, /*->52791*/
/*52666*/     OPC_RecordChild0, // #0 = $R
/*52667*/     OPC_CheckChild0Type, MVT::i32,
/*52669*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->52690
/*52672*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52674*/       OPC_EmitInteger, MVT::i32, 14, 
/*52677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->52710
/*52692*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52694*/       OPC_EmitInteger, MVT::i32, 14, 
/*52697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v2i32,// ->52730
/*52712*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52714*/       OPC_EmitInteger, MVT::i32, 14, 
/*52717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32d:v2i32 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v16i8,// ->52750
/*52732*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52734*/       OPC_EmitInteger, MVT::i32, 14, 
/*52737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->52770
/*52752*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52754*/       OPC_EmitInteger, MVT::i32, 14, 
/*52757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->52790
/*52772*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52774*/       OPC_EmitInteger, MVT::i32, 14, 
/*52777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*52791*/   /*Scope*/ 114, /*->52906*/
/*52792*/     OPC_MoveChild, 0,
/*52794*/     OPC_SwitchOpcode /*2 cases */, 60,  TARGET_VAL(ISD::LOAD),// ->52858
/*52798*/       OPC_RecordMemRef,
/*52799*/       OPC_RecordNode, // #0 = 'ld' chained node
/*52800*/       OPC_RecordChild1, // #1 = $addr
/*52801*/       OPC_CheckChild1Type, MVT::i32,
/*52803*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*52805*/       OPC_CheckPredicate, 24, // Predicate_load
/*52807*/       OPC_CheckType, MVT::f32,
/*52809*/       OPC_MoveParent,
/*52810*/       OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->52834
/*52813*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*52816*/         OPC_EmitMergeInputChains1_0,
/*52817*/         OPC_EmitInteger, MVT::i32, 14, 
/*52820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                /*SwitchType*/ 21,  MVT::v4f32,// ->52857
/*52836*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*52839*/         OPC_EmitMergeInputChains1_0,
/*52840*/         OPC_EmitInteger, MVT::i32, 14, 
/*52843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32Pseudo:v4f32 addrmode6:i32:$addr)
                0, // EndSwitchType
              /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::BITCAST),// ->52905
/*52861*/       OPC_RecordChild0, // #0 = $R
/*52862*/       OPC_CheckChild0Type, MVT::i32,
/*52864*/       OPC_CheckType, MVT::f32,
/*52866*/       OPC_MoveParent,
/*52867*/       OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->52886
/*52870*/         OPC_EmitInteger, MVT::i32, 14, 
/*52873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32d:v2f32 GPR:i32:$R)
                /*SwitchType*/ 16,  MVT::v4f32,// ->52904
/*52888*/         OPC_EmitInteger, MVT::i32, 14, 
/*52891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*52906*/   /*Scope*/ 45, /*->52952*/
/*52907*/     OPC_RecordChild0, // #0 = $src
/*52908*/     OPC_CheckChild0Type, MVT::f32,
/*52910*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->52931
/*52913*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52915*/       OPC_EmitInteger, MVT::i32, 14, 
/*52918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->52951
/*52933*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*52935*/       OPC_EmitInteger, MVT::i32, 14, 
/*52938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*52952*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->53026
/*52956*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*52957*/   OPC_RecordChild1, // #1 = $cc
/*52958*/   OPC_MoveChild, 1,
/*52960*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52963*/   OPC_MoveParent,
/*52964*/   OPC_RecordChild2, // #2 = $lhs1
/*52965*/   OPC_RecordChild3, // #3 = $lhs2
/*52966*/   OPC_Scope, 31, /*->52999*/ // 2 children in Scope
/*52968*/     OPC_MoveChild, 4,
/*52970*/     OPC_CheckInteger, 0, 
/*52972*/     OPC_MoveParent,
/*52973*/     OPC_MoveChild, 5,
/*52975*/     OPC_CheckInteger, 0, 
/*52977*/     OPC_MoveParent,
/*52978*/     OPC_RecordChild6, // #4 = $dst
/*52979*/     OPC_MoveChild, 6,
/*52981*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*52984*/     OPC_MoveParent,
/*52985*/     OPC_EmitMergeInputChains1_0,
/*52986*/     OPC_EmitConvertToTarget, 1,
/*52988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*52999*/   /*Scope*/ 25, /*->53025*/
/*53000*/     OPC_RecordChild4, // #4 = $rhs1
/*53001*/     OPC_RecordChild5, // #5 = $rhs2
/*53002*/     OPC_RecordChild6, // #6 = $dst
/*53003*/     OPC_MoveChild, 6,
/*53005*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*53008*/     OPC_MoveParent,
/*53009*/     OPC_EmitMergeInputChains1_0,
/*53010*/     OPC_EmitConvertToTarget, 1,
/*53012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*53025*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::CMP),// ->53253
/*53030*/   OPC_RecordChild0, // #0 = $Rn
/*53031*/   OPC_CheckChild0Type, MVT::i32,
/*53033*/   OPC_RecordChild1, // #1 = $shift
/*53034*/   OPC_Scope, 49, /*->53085*/ // 6 children in Scope
/*53036*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53038*/     OPC_Scope, 22, /*->53062*/ // 2 children in Scope
/*53040*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*53043*/       OPC_EmitInteger, MVT::i32, 14, 
/*53046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*53062*/     /*Scope*/ 21, /*->53084*/
/*53063*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*53066*/       OPC_EmitInteger, MVT::i32, 14, 
/*53069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*53084*/     0, /*End of Scope*/
/*53085*/   /*Scope*/ 23, /*->53109*/
/*53086*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53088*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*53091*/     OPC_EmitInteger, MVT::i32, 14, 
/*53094*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*53109*/   /*Scope*/ 82, /*->53192*/
/*53110*/     OPC_MoveChild, 1,
/*53112*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53115*/     OPC_Scope, 24, /*->53141*/ // 3 children in Scope
/*53117*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*53119*/       OPC_MoveParent,
/*53120*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53122*/       OPC_EmitConvertToTarget, 1,
/*53124*/       OPC_EmitInteger, MVT::i32, 14, 
/*53127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*53141*/     /*Scope*/ 24, /*->53166*/
/*53142*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*53144*/       OPC_MoveParent,
/*53145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53147*/       OPC_EmitConvertToTarget, 1,
/*53149*/       OPC_EmitInteger, MVT::i32, 14, 
/*53152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*53166*/     /*Scope*/ 24, /*->53191*/
/*53167*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*53169*/       OPC_MoveParent,
/*53170*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53172*/       OPC_EmitConvertToTarget, 1,
/*53174*/       OPC_EmitInteger, MVT::i32, 14, 
/*53177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*53191*/     0, /*End of Scope*/
/*53192*/   /*Scope*/ 19, /*->53212*/
/*53193*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53195*/     OPC_EmitInteger, MVT::i32, 14, 
/*53198*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53201*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*53212*/   /*Scope*/ 19, /*->53232*/
/*53213*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53215*/     OPC_EmitInteger, MVT::i32, 14, 
/*53218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53221*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*53232*/   /*Scope*/ 19, /*->53252*/
/*53233*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53235*/     OPC_EmitInteger, MVT::i32, 14, 
/*53238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*53252*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->53528
/*53257*/   OPC_Scope, 69|128,1/*197*/, /*->53457*/ // 2 children in Scope
/*53260*/     OPC_MoveChild, 0,
/*53262*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*53265*/     OPC_MoveChild, 0,
/*53267*/     OPC_Scope, 93, /*->53362*/ // 2 children in Scope
/*53269*/       OPC_CheckInteger, 13, 
/*53271*/       OPC_MoveParent,
/*53272*/       OPC_RecordChild1, // #0 = $Vn
/*53273*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->53303
/*53276*/         OPC_CheckChild1Type, MVT::v8i8,
/*53278*/         OPC_RecordChild2, // #1 = $Vm
/*53279*/         OPC_CheckChild2Type, MVT::v8i8,
/*53281*/         OPC_MoveParent,
/*53282*/         OPC_CheckType, MVT::v8i16,
/*53284*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53286*/         OPC_EmitInteger, MVT::i32, 14, 
/*53289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->53332
/*53305*/         OPC_CheckChild1Type, MVT::v4i16,
/*53307*/         OPC_RecordChild2, // #1 = $Vm
/*53308*/         OPC_CheckChild2Type, MVT::v4i16,
/*53310*/         OPC_MoveParent,
/*53311*/         OPC_CheckType, MVT::v4i32,
/*53313*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53315*/         OPC_EmitInteger, MVT::i32, 14, 
/*53318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->53361
/*53334*/         OPC_CheckChild1Type, MVT::v2i32,
/*53336*/         OPC_RecordChild2, // #1 = $Vm
/*53337*/         OPC_CheckChild2Type, MVT::v2i32,
/*53339*/         OPC_MoveParent,
/*53340*/         OPC_CheckType, MVT::v2i64,
/*53342*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53344*/         OPC_EmitInteger, MVT::i32, 14, 
/*53347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*53362*/     /*Scope*/ 93, /*->53456*/
/*53363*/       OPC_CheckInteger, 14, 
/*53365*/       OPC_MoveParent,
/*53366*/       OPC_RecordChild1, // #0 = $Vn
/*53367*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->53397
/*53370*/         OPC_CheckChild1Type, MVT::v8i8,
/*53372*/         OPC_RecordChild2, // #1 = $Vm
/*53373*/         OPC_CheckChild2Type, MVT::v8i8,
/*53375*/         OPC_MoveParent,
/*53376*/         OPC_CheckType, MVT::v8i16,
/*53378*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53380*/         OPC_EmitInteger, MVT::i32, 14, 
/*53383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53386*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->53426
/*53399*/         OPC_CheckChild1Type, MVT::v4i16,
/*53401*/         OPC_RecordChild2, // #1 = $Vm
/*53402*/         OPC_CheckChild2Type, MVT::v4i16,
/*53404*/         OPC_MoveParent,
/*53405*/         OPC_CheckType, MVT::v4i32,
/*53407*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53409*/         OPC_EmitInteger, MVT::i32, 14, 
/*53412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->53455
/*53428*/         OPC_CheckChild1Type, MVT::v2i32,
/*53430*/         OPC_RecordChild2, // #1 = $Vm
/*53431*/         OPC_CheckChild2Type, MVT::v2i32,
/*53433*/         OPC_MoveParent,
/*53434*/         OPC_CheckType, MVT::v2i64,
/*53436*/         OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53438*/         OPC_EmitInteger, MVT::i32, 14, 
/*53441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*53456*/     0, /*End of Scope*/
/*53457*/   /*Scope*/ 69, /*->53527*/
/*53458*/     OPC_RecordChild0, // #0 = $Vm
/*53459*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->53482
/*53462*/       OPC_CheckChild0Type, MVT::v8i8,
/*53464*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53466*/       OPC_EmitInteger, MVT::i32, 14, 
/*53469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->53504
/*53484*/       OPC_CheckChild0Type, MVT::v4i16,
/*53486*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53488*/       OPC_EmitInteger, MVT::i32, 14, 
/*53491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->53526
/*53506*/       OPC_CheckChild0Type, MVT::v2i32,
/*53508*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53510*/       OPC_EmitInteger, MVT::i32, 14, 
/*53513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*53527*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->53594
/*53531*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*53532*/   OPC_CaptureGlueInput,
/*53533*/   OPC_RecordChild1, // #1 = $amt1
/*53534*/   OPC_MoveChild, 1,
/*53536*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->53566
/*53540*/     OPC_MoveParent,
/*53541*/     OPC_RecordChild2, // #2 = $amt2
/*53542*/     OPC_MoveChild, 2,
/*53544*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*53547*/     OPC_MoveParent,
/*53548*/     OPC_EmitMergeInputChains1_0,
/*53549*/     OPC_EmitInteger, MVT::i32, 14, 
/*53552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53555*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->53593
/*53569*/     OPC_MoveParent,
/*53570*/     OPC_RecordChild2, // #2 = $amt2
/*53571*/     OPC_MoveChild, 2,
/*53573*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53576*/     OPC_MoveParent,
/*53577*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53579*/     OPC_EmitMergeInputChains1_0,
/*53580*/     OPC_EmitConvertToTarget, 1,
/*53582*/     OPC_EmitConvertToTarget, 2,
/*53584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->53631
/*53597*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*53598*/   OPC_RecordChild1, // #1 = $target
/*53599*/   OPC_CheckChild1Type, MVT::i32,
/*53601*/   OPC_RecordChild2, // #2 = $index
/*53602*/   OPC_RecordChild3, // #3 = $jt
/*53603*/   OPC_MoveChild, 3,
/*53605*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*53608*/   OPC_MoveParent,
/*53609*/   OPC_RecordChild4, // #4 = $id
/*53610*/   OPC_MoveChild, 4,
/*53612*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53615*/   OPC_MoveParent,
/*53616*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53618*/   OPC_EmitMergeInputChains1_0,
/*53619*/   OPC_EmitConvertToTarget, 4,
/*53621*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->53801
/*53635*/   OPC_RecordChild0, // #0 = $Vn
/*53636*/   OPC_Scope, 68, /*->53706*/ // 3 children in Scope
/*53638*/     OPC_CheckChild0Type, MVT::v4i16,
/*53640*/     OPC_Scope, 40, /*->53682*/ // 2 children in Scope
/*53642*/       OPC_MoveChild, 1,
/*53644*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53647*/       OPC_RecordChild0, // #1 = $Vm
/*53648*/       OPC_CheckChild0Type, MVT::v4i16,
/*53650*/       OPC_RecordChild1, // #2 = $lane
/*53651*/       OPC_MoveChild, 1,
/*53653*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53656*/       OPC_MoveParent,
/*53657*/       OPC_MoveParent,
/*53658*/       OPC_CheckType, MVT::v4i32,
/*53660*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53662*/       OPC_EmitConvertToTarget, 2,
/*53664*/       OPC_EmitInteger, MVT::i32, 14, 
/*53667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*53682*/     /*Scope*/ 22, /*->53705*/
/*53683*/       OPC_RecordChild1, // #1 = $Vm
/*53684*/       OPC_CheckType, MVT::v4i32,
/*53686*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53688*/       OPC_EmitInteger, MVT::i32, 14, 
/*53691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53705*/     0, /*End of Scope*/
/*53706*/   /*Scope*/ 68, /*->53775*/
/*53707*/     OPC_CheckChild0Type, MVT::v2i32,
/*53709*/     OPC_Scope, 40, /*->53751*/ // 2 children in Scope
/*53711*/       OPC_MoveChild, 1,
/*53713*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53716*/       OPC_RecordChild0, // #1 = $Vm
/*53717*/       OPC_CheckChild0Type, MVT::v2i32,
/*53719*/       OPC_RecordChild1, // #2 = $lane
/*53720*/       OPC_MoveChild, 1,
/*53722*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53725*/       OPC_MoveParent,
/*53726*/       OPC_MoveParent,
/*53727*/       OPC_CheckType, MVT::v2i64,
/*53729*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53731*/       OPC_EmitConvertToTarget, 2,
/*53733*/       OPC_EmitInteger, MVT::i32, 14, 
/*53736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*53751*/     /*Scope*/ 22, /*->53774*/
/*53752*/       OPC_RecordChild1, // #1 = $Vm
/*53753*/       OPC_CheckType, MVT::v2i64,
/*53755*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53757*/       OPC_EmitInteger, MVT::i32, 14, 
/*53760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53774*/     0, /*End of Scope*/
/*53775*/   /*Scope*/ 24, /*->53800*/
/*53776*/     OPC_CheckChild0Type, MVT::v8i8,
/*53778*/     OPC_RecordChild1, // #1 = $Vm
/*53779*/     OPC_CheckType, MVT::v8i16,
/*53781*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53783*/     OPC_EmitInteger, MVT::i32, 14, 
/*53786*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53789*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53800*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->53971
/*53805*/   OPC_RecordChild0, // #0 = $Vn
/*53806*/   OPC_Scope, 68, /*->53876*/ // 3 children in Scope
/*53808*/     OPC_CheckChild0Type, MVT::v4i16,
/*53810*/     OPC_Scope, 40, /*->53852*/ // 2 children in Scope
/*53812*/       OPC_MoveChild, 1,
/*53814*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53817*/       OPC_RecordChild0, // #1 = $Vm
/*53818*/       OPC_CheckChild0Type, MVT::v4i16,
/*53820*/       OPC_RecordChild1, // #2 = $lane
/*53821*/       OPC_MoveChild, 1,
/*53823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53826*/       OPC_MoveParent,
/*53827*/       OPC_MoveParent,
/*53828*/       OPC_CheckType, MVT::v4i32,
/*53830*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53832*/       OPC_EmitConvertToTarget, 2,
/*53834*/       OPC_EmitInteger, MVT::i32, 14, 
/*53837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*53852*/     /*Scope*/ 22, /*->53875*/
/*53853*/       OPC_RecordChild1, // #1 = $Vm
/*53854*/       OPC_CheckType, MVT::v4i32,
/*53856*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53858*/       OPC_EmitInteger, MVT::i32, 14, 
/*53861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53875*/     0, /*End of Scope*/
/*53876*/   /*Scope*/ 68, /*->53945*/
/*53877*/     OPC_CheckChild0Type, MVT::v2i32,
/*53879*/     OPC_Scope, 40, /*->53921*/ // 2 children in Scope
/*53881*/       OPC_MoveChild, 1,
/*53883*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53886*/       OPC_RecordChild0, // #1 = $Vm
/*53887*/       OPC_CheckChild0Type, MVT::v2i32,
/*53889*/       OPC_RecordChild1, // #2 = $lane
/*53890*/       OPC_MoveChild, 1,
/*53892*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53895*/       OPC_MoveParent,
/*53896*/       OPC_MoveParent,
/*53897*/       OPC_CheckType, MVT::v2i64,
/*53899*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53901*/       OPC_EmitConvertToTarget, 2,
/*53903*/       OPC_EmitInteger, MVT::i32, 14, 
/*53906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*53921*/     /*Scope*/ 22, /*->53944*/
/*53922*/       OPC_RecordChild1, // #1 = $Vm
/*53923*/       OPC_CheckType, MVT::v2i64,
/*53925*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53927*/       OPC_EmitInteger, MVT::i32, 14, 
/*53930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53944*/     0, /*End of Scope*/
/*53945*/   /*Scope*/ 24, /*->53970*/
/*53946*/     OPC_CheckChild0Type, MVT::v8i8,
/*53948*/     OPC_RecordChild1, // #1 = $Vm
/*53949*/     OPC_CheckType, MVT::v8i16,
/*53951*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53953*/     OPC_EmitInteger, MVT::i32, 14, 
/*53956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53959*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53970*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->54068
/*53974*/   OPC_RecordChild0, // #0 = $src
/*53975*/   OPC_RecordChild1, // #1 = $SIMM
/*53976*/   OPC_MoveChild, 1,
/*53978*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*53981*/   OPC_MoveParent,
/*53982*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->54004
/*53985*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*53987*/     OPC_EmitInteger, MVT::i32, 14, 
/*53990*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53993*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->54025
/*54006*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54008*/     OPC_EmitInteger, MVT::i32, 14, 
/*54011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->54046
/*54027*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54029*/     OPC_EmitInteger, MVT::i32, 14, 
/*54032*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54035*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->54067
/*54048*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54050*/     OPC_EmitInteger, MVT::i32, 14, 
/*54053*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54056*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->54165
/*54071*/   OPC_RecordChild0, // #0 = $src
/*54072*/   OPC_RecordChild1, // #1 = $SIMM
/*54073*/   OPC_MoveChild, 1,
/*54075*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*54078*/   OPC_MoveParent,
/*54079*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->54101
/*54082*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54084*/     OPC_EmitInteger, MVT::i32, 14, 
/*54087*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54090*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->54122
/*54103*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54105*/     OPC_EmitInteger, MVT::i32, 14, 
/*54108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->54143
/*54124*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54126*/     OPC_EmitInteger, MVT::i32, 14, 
/*54129*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->54164
/*54145*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54147*/     OPC_EmitInteger, MVT::i32, 14, 
/*54150*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54153*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->54257
/*54168*/   OPC_RecordChild0, // #0 = $SIMM
/*54169*/   OPC_MoveChild, 0,
/*54171*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*54174*/   OPC_MoveParent,
/*54175*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->54196
/*54178*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54180*/     OPC_EmitInteger, MVT::i32, 14, 
/*54183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->54216
/*54198*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54200*/     OPC_EmitInteger, MVT::i32, 14, 
/*54203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->54236
/*54218*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54220*/     OPC_EmitInteger, MVT::i32, 14, 
/*54223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->54256
/*54238*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54240*/     OPC_EmitInteger, MVT::i32, 14, 
/*54243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->54455
/*54261*/   OPC_RecordChild0, // #0 = $Vm
/*54262*/   OPC_RecordChild1, // #1 = $SIMM
/*54263*/   OPC_MoveChild, 1,
/*54265*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54268*/   OPC_MoveParent,
/*54269*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->54293
/*54272*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54274*/     OPC_EmitConvertToTarget, 1,
/*54276*/     OPC_EmitInteger, MVT::i32, 14, 
/*54279*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54282*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->54316
/*54295*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54297*/     OPC_EmitConvertToTarget, 1,
/*54299*/     OPC_EmitInteger, MVT::i32, 14, 
/*54302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->54339
/*54318*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54320*/     OPC_EmitConvertToTarget, 1,
/*54322*/     OPC_EmitInteger, MVT::i32, 14, 
/*54325*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54328*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->54362
/*54341*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54343*/     OPC_EmitConvertToTarget, 1,
/*54345*/     OPC_EmitInteger, MVT::i32, 14, 
/*54348*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54351*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->54385
/*54364*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54366*/     OPC_EmitConvertToTarget, 1,
/*54368*/     OPC_EmitInteger, MVT::i32, 14, 
/*54371*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54374*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->54408
/*54387*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54389*/     OPC_EmitConvertToTarget, 1,
/*54391*/     OPC_EmitInteger, MVT::i32, 14, 
/*54394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->54431
/*54410*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54412*/     OPC_EmitConvertToTarget, 1,
/*54414*/     OPC_EmitInteger, MVT::i32, 14, 
/*54417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->54454
/*54433*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54435*/     OPC_EmitConvertToTarget, 1,
/*54437*/     OPC_EmitInteger, MVT::i32, 14, 
/*54440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->54653
/*54459*/   OPC_RecordChild0, // #0 = $Vm
/*54460*/   OPC_RecordChild1, // #1 = $SIMM
/*54461*/   OPC_MoveChild, 1,
/*54463*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54466*/   OPC_MoveParent,
/*54467*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->54491
/*54470*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54472*/     OPC_EmitConvertToTarget, 1,
/*54474*/     OPC_EmitInteger, MVT::i32, 14, 
/*54477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->54514
/*54493*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54495*/     OPC_EmitConvertToTarget, 1,
/*54497*/     OPC_EmitInteger, MVT::i32, 14, 
/*54500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->54537
/*54516*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54518*/     OPC_EmitConvertToTarget, 1,
/*54520*/     OPC_EmitInteger, MVT::i32, 14, 
/*54523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->54560
/*54539*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54541*/     OPC_EmitConvertToTarget, 1,
/*54543*/     OPC_EmitInteger, MVT::i32, 14, 
/*54546*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54549*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->54583
/*54562*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54564*/     OPC_EmitConvertToTarget, 1,
/*54566*/     OPC_EmitInteger, MVT::i32, 14, 
/*54569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->54606
/*54585*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54587*/     OPC_EmitConvertToTarget, 1,
/*54589*/     OPC_EmitInteger, MVT::i32, 14, 
/*54592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->54629
/*54608*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54610*/     OPC_EmitConvertToTarget, 1,
/*54612*/     OPC_EmitInteger, MVT::i32, 14, 
/*54615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->54652
/*54631*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54633*/     OPC_EmitConvertToTarget, 1,
/*54635*/     OPC_EmitInteger, MVT::i32, 14, 
/*54638*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54641*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->54851
/*54657*/   OPC_RecordChild0, // #0 = $Vm
/*54658*/   OPC_RecordChild1, // #1 = $SIMM
/*54659*/   OPC_MoveChild, 1,
/*54661*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54664*/   OPC_MoveParent,
/*54665*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->54689
/*54668*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54670*/     OPC_EmitConvertToTarget, 1,
/*54672*/     OPC_EmitInteger, MVT::i32, 14, 
/*54675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->54712
/*54691*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54693*/     OPC_EmitConvertToTarget, 1,
/*54695*/     OPC_EmitInteger, MVT::i32, 14, 
/*54698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->54735
/*54714*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54716*/     OPC_EmitConvertToTarget, 1,
/*54718*/     OPC_EmitInteger, MVT::i32, 14, 
/*54721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->54758
/*54737*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54739*/     OPC_EmitConvertToTarget, 1,
/*54741*/     OPC_EmitInteger, MVT::i32, 14, 
/*54744*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->54781
/*54760*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54762*/     OPC_EmitConvertToTarget, 1,
/*54764*/     OPC_EmitInteger, MVT::i32, 14, 
/*54767*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54770*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->54804
/*54783*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54785*/     OPC_EmitConvertToTarget, 1,
/*54787*/     OPC_EmitInteger, MVT::i32, 14, 
/*54790*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54793*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->54827
/*54806*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54808*/     OPC_EmitConvertToTarget, 1,
/*54810*/     OPC_EmitInteger, MVT::i32, 14, 
/*54813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->54850
/*54829*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54831*/     OPC_EmitConvertToTarget, 1,
/*54833*/     OPC_EmitInteger, MVT::i32, 14, 
/*54836*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54839*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->54956
/*54854*/   OPC_RecordChild0, // #0 = $Vm
/*54855*/   OPC_Scope, 32, /*->54889*/ // 3 children in Scope
/*54857*/     OPC_CheckChild0Type, MVT::v8i8,
/*54859*/     OPC_RecordChild1, // #1 = $SIMM
/*54860*/     OPC_MoveChild, 1,
/*54862*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54865*/     OPC_MoveParent,
/*54866*/     OPC_CheckType, MVT::v8i16,
/*54868*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54870*/     OPC_EmitConvertToTarget, 1,
/*54872*/     OPC_EmitInteger, MVT::i32, 14, 
/*54875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54878*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*54889*/   /*Scope*/ 32, /*->54922*/
/*54890*/     OPC_CheckChild0Type, MVT::v4i16,
/*54892*/     OPC_RecordChild1, // #1 = $SIMM
/*54893*/     OPC_MoveChild, 1,
/*54895*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54898*/     OPC_MoveParent,
/*54899*/     OPC_CheckType, MVT::v4i32,
/*54901*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54903*/     OPC_EmitConvertToTarget, 1,
/*54905*/     OPC_EmitInteger, MVT::i32, 14, 
/*54908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54911*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*54922*/   /*Scope*/ 32, /*->54955*/
/*54923*/     OPC_CheckChild0Type, MVT::v2i32,
/*54925*/     OPC_RecordChild1, // #1 = $SIMM
/*54926*/     OPC_MoveChild, 1,
/*54928*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54931*/     OPC_MoveParent,
/*54932*/     OPC_CheckType, MVT::v2i64,
/*54934*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54936*/     OPC_EmitConvertToTarget, 1,
/*54938*/     OPC_EmitInteger, MVT::i32, 14, 
/*54941*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*54955*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->55061
/*54959*/   OPC_RecordChild0, // #0 = $Vm
/*54960*/   OPC_Scope, 32, /*->54994*/ // 3 children in Scope
/*54962*/     OPC_CheckChild0Type, MVT::v8i8,
/*54964*/     OPC_RecordChild1, // #1 = $SIMM
/*54965*/     OPC_MoveChild, 1,
/*54967*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54970*/     OPC_MoveParent,
/*54971*/     OPC_CheckType, MVT::v8i16,
/*54973*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*54975*/     OPC_EmitConvertToTarget, 1,
/*54977*/     OPC_EmitInteger, MVT::i32, 14, 
/*54980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*54994*/   /*Scope*/ 32, /*->55027*/
/*54995*/     OPC_CheckChild0Type, MVT::v4i16,
/*54997*/     OPC_RecordChild1, // #1 = $SIMM
/*54998*/     OPC_MoveChild, 1,
/*55000*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55003*/     OPC_MoveParent,
/*55004*/     OPC_CheckType, MVT::v4i32,
/*55006*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55008*/     OPC_EmitConvertToTarget, 1,
/*55010*/     OPC_EmitInteger, MVT::i32, 14, 
/*55013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*55027*/   /*Scope*/ 32, /*->55060*/
/*55028*/     OPC_CheckChild0Type, MVT::v2i32,
/*55030*/     OPC_RecordChild1, // #1 = $SIMM
/*55031*/     OPC_MoveChild, 1,
/*55033*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55036*/     OPC_MoveParent,
/*55037*/     OPC_CheckType, MVT::v2i64,
/*55039*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55041*/     OPC_EmitConvertToTarget, 1,
/*55043*/     OPC_EmitInteger, MVT::i32, 14, 
/*55046*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55060*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->55166
/*55064*/   OPC_RecordChild0, // #0 = $Vm
/*55065*/   OPC_Scope, 32, /*->55099*/ // 3 children in Scope
/*55067*/     OPC_CheckChild0Type, MVT::v8i8,
/*55069*/     OPC_RecordChild1, // #1 = $SIMM
/*55070*/     OPC_MoveChild, 1,
/*55072*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55075*/     OPC_MoveParent,
/*55076*/     OPC_CheckType, MVT::v8i16,
/*55078*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55080*/     OPC_EmitConvertToTarget, 1,
/*55082*/     OPC_EmitInteger, MVT::i32, 14, 
/*55085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*55099*/   /*Scope*/ 32, /*->55132*/
/*55100*/     OPC_CheckChild0Type, MVT::v4i16,
/*55102*/     OPC_RecordChild1, // #1 = $SIMM
/*55103*/     OPC_MoveChild, 1,
/*55105*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55108*/     OPC_MoveParent,
/*55109*/     OPC_CheckType, MVT::v4i32,
/*55111*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55113*/     OPC_EmitConvertToTarget, 1,
/*55115*/     OPC_EmitInteger, MVT::i32, 14, 
/*55118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*55132*/   /*Scope*/ 32, /*->55165*/
/*55133*/     OPC_CheckChild0Type, MVT::v2i32,
/*55135*/     OPC_RecordChild1, // #1 = $SIMM
/*55136*/     OPC_MoveChild, 1,
/*55138*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55141*/     OPC_MoveParent,
/*55142*/     OPC_CheckType, MVT::v2i64,
/*55144*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55146*/     OPC_EmitConvertToTarget, 1,
/*55148*/     OPC_EmitInteger, MVT::i32, 14, 
/*55151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55154*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55165*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->55271
/*55169*/   OPC_RecordChild0, // #0 = $Vm
/*55170*/   OPC_Scope, 32, /*->55204*/ // 3 children in Scope
/*55172*/     OPC_CheckChild0Type, MVT::v8i16,
/*55174*/     OPC_RecordChild1, // #1 = $SIMM
/*55175*/     OPC_MoveChild, 1,
/*55177*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55180*/     OPC_MoveParent,
/*55181*/     OPC_CheckType, MVT::v8i8,
/*55183*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55185*/     OPC_EmitConvertToTarget, 1,
/*55187*/     OPC_EmitInteger, MVT::i32, 14, 
/*55190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*55204*/   /*Scope*/ 32, /*->55237*/
/*55205*/     OPC_CheckChild0Type, MVT::v4i32,
/*55207*/     OPC_RecordChild1, // #1 = $SIMM
/*55208*/     OPC_MoveChild, 1,
/*55210*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55213*/     OPC_MoveParent,
/*55214*/     OPC_CheckType, MVT::v4i16,
/*55216*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55218*/     OPC_EmitConvertToTarget, 1,
/*55220*/     OPC_EmitInteger, MVT::i32, 14, 
/*55223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55237*/   /*Scope*/ 32, /*->55270*/
/*55238*/     OPC_CheckChild0Type, MVT::v2i64,
/*55240*/     OPC_RecordChild1, // #1 = $SIMM
/*55241*/     OPC_MoveChild, 1,
/*55243*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55246*/     OPC_MoveParent,
/*55247*/     OPC_CheckType, MVT::v2i32,
/*55249*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55251*/     OPC_EmitConvertToTarget, 1,
/*55253*/     OPC_EmitInteger, MVT::i32, 14, 
/*55256*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55259*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*55270*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->55469
/*55275*/   OPC_RecordChild0, // #0 = $Vm
/*55276*/   OPC_RecordChild1, // #1 = $SIMM
/*55277*/   OPC_MoveChild, 1,
/*55279*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55282*/   OPC_MoveParent,
/*55283*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->55307
/*55286*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55288*/     OPC_EmitConvertToTarget, 1,
/*55290*/     OPC_EmitInteger, MVT::i32, 14, 
/*55293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->55330
/*55309*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55311*/     OPC_EmitConvertToTarget, 1,
/*55313*/     OPC_EmitInteger, MVT::i32, 14, 
/*55316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->55353
/*55332*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55334*/     OPC_EmitConvertToTarget, 1,
/*55336*/     OPC_EmitInteger, MVT::i32, 14, 
/*55339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->55376
/*55355*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55357*/     OPC_EmitConvertToTarget, 1,
/*55359*/     OPC_EmitInteger, MVT::i32, 14, 
/*55362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->55399
/*55378*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55380*/     OPC_EmitConvertToTarget, 1,
/*55382*/     OPC_EmitInteger, MVT::i32, 14, 
/*55385*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55388*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->55422
/*55401*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55403*/     OPC_EmitConvertToTarget, 1,
/*55405*/     OPC_EmitInteger, MVT::i32, 14, 
/*55408*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55411*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->55445
/*55424*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55426*/     OPC_EmitConvertToTarget, 1,
/*55428*/     OPC_EmitInteger, MVT::i32, 14, 
/*55431*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->55468
/*55447*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55449*/     OPC_EmitConvertToTarget, 1,
/*55451*/     OPC_EmitInteger, MVT::i32, 14, 
/*55454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->55667
/*55473*/   OPC_RecordChild0, // #0 = $Vm
/*55474*/   OPC_RecordChild1, // #1 = $SIMM
/*55475*/   OPC_MoveChild, 1,
/*55477*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55480*/   OPC_MoveParent,
/*55481*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->55505
/*55484*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55486*/     OPC_EmitConvertToTarget, 1,
/*55488*/     OPC_EmitInteger, MVT::i32, 14, 
/*55491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->55528
/*55507*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55509*/     OPC_EmitConvertToTarget, 1,
/*55511*/     OPC_EmitInteger, MVT::i32, 14, 
/*55514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->55551
/*55530*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55532*/     OPC_EmitConvertToTarget, 1,
/*55534*/     OPC_EmitInteger, MVT::i32, 14, 
/*55537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->55574
/*55553*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55555*/     OPC_EmitConvertToTarget, 1,
/*55557*/     OPC_EmitInteger, MVT::i32, 14, 
/*55560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->55597
/*55576*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55578*/     OPC_EmitConvertToTarget, 1,
/*55580*/     OPC_EmitInteger, MVT::i32, 14, 
/*55583*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->55620
/*55599*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55601*/     OPC_EmitConvertToTarget, 1,
/*55603*/     OPC_EmitInteger, MVT::i32, 14, 
/*55606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->55643
/*55622*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55624*/     OPC_EmitConvertToTarget, 1,
/*55626*/     OPC_EmitInteger, MVT::i32, 14, 
/*55629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->55666
/*55645*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55647*/     OPC_EmitConvertToTarget, 1,
/*55649*/     OPC_EmitInteger, MVT::i32, 14, 
/*55652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->55772
/*55670*/   OPC_RecordChild0, // #0 = $Vm
/*55671*/   OPC_Scope, 32, /*->55705*/ // 3 children in Scope
/*55673*/     OPC_CheckChild0Type, MVT::v8i16,
/*55675*/     OPC_RecordChild1, // #1 = $SIMM
/*55676*/     OPC_MoveChild, 1,
/*55678*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55681*/     OPC_MoveParent,
/*55682*/     OPC_CheckType, MVT::v8i8,
/*55684*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55686*/     OPC_EmitConvertToTarget, 1,
/*55688*/     OPC_EmitInteger, MVT::i32, 14, 
/*55691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*55705*/   /*Scope*/ 32, /*->55738*/
/*55706*/     OPC_CheckChild0Type, MVT::v4i32,
/*55708*/     OPC_RecordChild1, // #1 = $SIMM
/*55709*/     OPC_MoveChild, 1,
/*55711*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55714*/     OPC_MoveParent,
/*55715*/     OPC_CheckType, MVT::v4i16,
/*55717*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55719*/     OPC_EmitConvertToTarget, 1,
/*55721*/     OPC_EmitInteger, MVT::i32, 14, 
/*55724*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55727*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55738*/   /*Scope*/ 32, /*->55771*/
/*55739*/     OPC_CheckChild0Type, MVT::v2i64,
/*55741*/     OPC_RecordChild1, // #1 = $SIMM
/*55742*/     OPC_MoveChild, 1,
/*55744*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55747*/     OPC_MoveParent,
/*55748*/     OPC_CheckType, MVT::v2i32,
/*55750*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55752*/     OPC_EmitConvertToTarget, 1,
/*55754*/     OPC_EmitInteger, MVT::i32, 14, 
/*55757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*55771*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->55970
/*55776*/   OPC_RecordChild0, // #0 = $Vm
/*55777*/   OPC_RecordChild1, // #1 = $SIMM
/*55778*/   OPC_MoveChild, 1,
/*55780*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55783*/   OPC_MoveParent,
/*55784*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->55808
/*55787*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55789*/     OPC_EmitConvertToTarget, 1,
/*55791*/     OPC_EmitInteger, MVT::i32, 14, 
/*55794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55797*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->55831
/*55810*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55812*/     OPC_EmitConvertToTarget, 1,
/*55814*/     OPC_EmitInteger, MVT::i32, 14, 
/*55817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55820*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->55854
/*55833*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55835*/     OPC_EmitConvertToTarget, 1,
/*55837*/     OPC_EmitInteger, MVT::i32, 14, 
/*55840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55843*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->55877
/*55856*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55858*/     OPC_EmitConvertToTarget, 1,
/*55860*/     OPC_EmitInteger, MVT::i32, 14, 
/*55863*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55866*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->55900
/*55879*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55881*/     OPC_EmitConvertToTarget, 1,
/*55883*/     OPC_EmitInteger, MVT::i32, 14, 
/*55886*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55889*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->55923
/*55902*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55904*/     OPC_EmitConvertToTarget, 1,
/*55906*/     OPC_EmitInteger, MVT::i32, 14, 
/*55909*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55912*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->55946
/*55925*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55927*/     OPC_EmitConvertToTarget, 1,
/*55929*/     OPC_EmitInteger, MVT::i32, 14, 
/*55932*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55935*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->55969
/*55948*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55950*/     OPC_EmitConvertToTarget, 1,
/*55952*/     OPC_EmitInteger, MVT::i32, 14, 
/*55955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->56168
/*55974*/   OPC_RecordChild0, // #0 = $Vm
/*55975*/   OPC_RecordChild1, // #1 = $SIMM
/*55976*/   OPC_MoveChild, 1,
/*55978*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55981*/   OPC_MoveParent,
/*55982*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->56006
/*55985*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*55987*/     OPC_EmitConvertToTarget, 1,
/*55989*/     OPC_EmitInteger, MVT::i32, 14, 
/*55992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->56029
/*56008*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56010*/     OPC_EmitConvertToTarget, 1,
/*56012*/     OPC_EmitInteger, MVT::i32, 14, 
/*56015*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56018*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->56052
/*56031*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56033*/     OPC_EmitConvertToTarget, 1,
/*56035*/     OPC_EmitInteger, MVT::i32, 14, 
/*56038*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56041*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->56075
/*56054*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56056*/     OPC_EmitConvertToTarget, 1,
/*56058*/     OPC_EmitInteger, MVT::i32, 14, 
/*56061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->56098
/*56077*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56079*/     OPC_EmitConvertToTarget, 1,
/*56081*/     OPC_EmitInteger, MVT::i32, 14, 
/*56084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->56121
/*56100*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56102*/     OPC_EmitConvertToTarget, 1,
/*56104*/     OPC_EmitInteger, MVT::i32, 14, 
/*56107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->56144
/*56123*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56125*/     OPC_EmitConvertToTarget, 1,
/*56127*/     OPC_EmitInteger, MVT::i32, 14, 
/*56130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56133*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->56167
/*56146*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56148*/     OPC_EmitConvertToTarget, 1,
/*56150*/     OPC_EmitInteger, MVT::i32, 14, 
/*56153*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56156*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->56366
/*56172*/   OPC_RecordChild0, // #0 = $Vm
/*56173*/   OPC_RecordChild1, // #1 = $SIMM
/*56174*/   OPC_MoveChild, 1,
/*56176*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56179*/   OPC_MoveParent,
/*56180*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->56204
/*56183*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56185*/     OPC_EmitConvertToTarget, 1,
/*56187*/     OPC_EmitInteger, MVT::i32, 14, 
/*56190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->56227
/*56206*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56208*/     OPC_EmitConvertToTarget, 1,
/*56210*/     OPC_EmitInteger, MVT::i32, 14, 
/*56213*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->56250
/*56229*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56231*/     OPC_EmitConvertToTarget, 1,
/*56233*/     OPC_EmitInteger, MVT::i32, 14, 
/*56236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->56273
/*56252*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56254*/     OPC_EmitConvertToTarget, 1,
/*56256*/     OPC_EmitInteger, MVT::i32, 14, 
/*56259*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56262*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->56296
/*56275*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56277*/     OPC_EmitConvertToTarget, 1,
/*56279*/     OPC_EmitInteger, MVT::i32, 14, 
/*56282*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56285*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->56319
/*56298*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56300*/     OPC_EmitConvertToTarget, 1,
/*56302*/     OPC_EmitInteger, MVT::i32, 14, 
/*56305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->56342
/*56321*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56323*/     OPC_EmitConvertToTarget, 1,
/*56325*/     OPC_EmitInteger, MVT::i32, 14, 
/*56328*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56331*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->56365
/*56344*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56346*/     OPC_EmitConvertToTarget, 1,
/*56348*/     OPC_EmitInteger, MVT::i32, 14, 
/*56351*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56354*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->56471
/*56369*/   OPC_RecordChild0, // #0 = $Vm
/*56370*/   OPC_Scope, 32, /*->56404*/ // 3 children in Scope
/*56372*/     OPC_CheckChild0Type, MVT::v8i16,
/*56374*/     OPC_RecordChild1, // #1 = $SIMM
/*56375*/     OPC_MoveChild, 1,
/*56377*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56380*/     OPC_MoveParent,
/*56381*/     OPC_CheckType, MVT::v8i8,
/*56383*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56385*/     OPC_EmitConvertToTarget, 1,
/*56387*/     OPC_EmitInteger, MVT::i32, 14, 
/*56390*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56404*/   /*Scope*/ 32, /*->56437*/
/*56405*/     OPC_CheckChild0Type, MVT::v4i32,
/*56407*/     OPC_RecordChild1, // #1 = $SIMM
/*56408*/     OPC_MoveChild, 1,
/*56410*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56413*/     OPC_MoveParent,
/*56414*/     OPC_CheckType, MVT::v4i16,
/*56416*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56418*/     OPC_EmitConvertToTarget, 1,
/*56420*/     OPC_EmitInteger, MVT::i32, 14, 
/*56423*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56426*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56437*/   /*Scope*/ 32, /*->56470*/
/*56438*/     OPC_CheckChild0Type, MVT::v2i64,
/*56440*/     OPC_RecordChild1, // #1 = $SIMM
/*56441*/     OPC_MoveChild, 1,
/*56443*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56446*/     OPC_MoveParent,
/*56447*/     OPC_CheckType, MVT::v2i32,
/*56449*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56451*/     OPC_EmitConvertToTarget, 1,
/*56453*/     OPC_EmitInteger, MVT::i32, 14, 
/*56456*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56459*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*56470*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->56576
/*56474*/   OPC_RecordChild0, // #0 = $Vm
/*56475*/   OPC_Scope, 32, /*->56509*/ // 3 children in Scope
/*56477*/     OPC_CheckChild0Type, MVT::v8i16,
/*56479*/     OPC_RecordChild1, // #1 = $SIMM
/*56480*/     OPC_MoveChild, 1,
/*56482*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56485*/     OPC_MoveParent,
/*56486*/     OPC_CheckType, MVT::v8i8,
/*56488*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56490*/     OPC_EmitConvertToTarget, 1,
/*56492*/     OPC_EmitInteger, MVT::i32, 14, 
/*56495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56509*/   /*Scope*/ 32, /*->56542*/
/*56510*/     OPC_CheckChild0Type, MVT::v4i32,
/*56512*/     OPC_RecordChild1, // #1 = $SIMM
/*56513*/     OPC_MoveChild, 1,
/*56515*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56518*/     OPC_MoveParent,
/*56519*/     OPC_CheckType, MVT::v4i16,
/*56521*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56523*/     OPC_EmitConvertToTarget, 1,
/*56525*/     OPC_EmitInteger, MVT::i32, 14, 
/*56528*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56531*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56542*/   /*Scope*/ 32, /*->56575*/
/*56543*/     OPC_CheckChild0Type, MVT::v2i64,
/*56545*/     OPC_RecordChild1, // #1 = $SIMM
/*56546*/     OPC_MoveChild, 1,
/*56548*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56551*/     OPC_MoveParent,
/*56552*/     OPC_CheckType, MVT::v2i32,
/*56554*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56556*/     OPC_EmitConvertToTarget, 1,
/*56558*/     OPC_EmitInteger, MVT::i32, 14, 
/*56561*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56564*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*56575*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->56681
/*56579*/   OPC_RecordChild0, // #0 = $Vm
/*56580*/   OPC_Scope, 32, /*->56614*/ // 3 children in Scope
/*56582*/     OPC_CheckChild0Type, MVT::v8i16,
/*56584*/     OPC_RecordChild1, // #1 = $SIMM
/*56585*/     OPC_MoveChild, 1,
/*56587*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56590*/     OPC_MoveParent,
/*56591*/     OPC_CheckType, MVT::v8i8,
/*56593*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56595*/     OPC_EmitConvertToTarget, 1,
/*56597*/     OPC_EmitInteger, MVT::i32, 14, 
/*56600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56614*/   /*Scope*/ 32, /*->56647*/
/*56615*/     OPC_CheckChild0Type, MVT::v4i32,
/*56617*/     OPC_RecordChild1, // #1 = $SIMM
/*56618*/     OPC_MoveChild, 1,
/*56620*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56623*/     OPC_MoveParent,
/*56624*/     OPC_CheckType, MVT::v4i16,
/*56626*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56628*/     OPC_EmitConvertToTarget, 1,
/*56630*/     OPC_EmitInteger, MVT::i32, 14, 
/*56633*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56647*/   /*Scope*/ 32, /*->56680*/
/*56648*/     OPC_CheckChild0Type, MVT::v2i64,
/*56650*/     OPC_RecordChild1, // #1 = $SIMM
/*56651*/     OPC_MoveChild, 1,
/*56653*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56656*/     OPC_MoveParent,
/*56657*/     OPC_CheckType, MVT::v2i32,
/*56659*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56661*/     OPC_EmitConvertToTarget, 1,
/*56663*/     OPC_EmitInteger, MVT::i32, 14, 
/*56666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*56680*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->56786
/*56684*/   OPC_RecordChild0, // #0 = $Vm
/*56685*/   OPC_Scope, 32, /*->56719*/ // 3 children in Scope
/*56687*/     OPC_CheckChild0Type, MVT::v8i16,
/*56689*/     OPC_RecordChild1, // #1 = $SIMM
/*56690*/     OPC_MoveChild, 1,
/*56692*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56695*/     OPC_MoveParent,
/*56696*/     OPC_CheckType, MVT::v8i8,
/*56698*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56700*/     OPC_EmitConvertToTarget, 1,
/*56702*/     OPC_EmitInteger, MVT::i32, 14, 
/*56705*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56719*/   /*Scope*/ 32, /*->56752*/
/*56720*/     OPC_CheckChild0Type, MVT::v4i32,
/*56722*/     OPC_RecordChild1, // #1 = $SIMM
/*56723*/     OPC_MoveChild, 1,
/*56725*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56728*/     OPC_MoveParent,
/*56729*/     OPC_CheckType, MVT::v4i16,
/*56731*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56733*/     OPC_EmitConvertToTarget, 1,
/*56735*/     OPC_EmitInteger, MVT::i32, 14, 
/*56738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56752*/   /*Scope*/ 32, /*->56785*/
/*56753*/     OPC_CheckChild0Type, MVT::v2i64,
/*56755*/     OPC_RecordChild1, // #1 = $SIMM
/*56756*/     OPC_MoveChild, 1,
/*56758*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56761*/     OPC_MoveParent,
/*56762*/     OPC_CheckType, MVT::v2i32,
/*56764*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56766*/     OPC_EmitConvertToTarget, 1,
/*56768*/     OPC_EmitInteger, MVT::i32, 14, 
/*56771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56774*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*56785*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->56891
/*56789*/   OPC_RecordChild0, // #0 = $Vm
/*56790*/   OPC_Scope, 32, /*->56824*/ // 3 children in Scope
/*56792*/     OPC_CheckChild0Type, MVT::v8i16,
/*56794*/     OPC_RecordChild1, // #1 = $SIMM
/*56795*/     OPC_MoveChild, 1,
/*56797*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56800*/     OPC_MoveParent,
/*56801*/     OPC_CheckType, MVT::v8i8,
/*56803*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56805*/     OPC_EmitConvertToTarget, 1,
/*56807*/     OPC_EmitInteger, MVT::i32, 14, 
/*56810*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56824*/   /*Scope*/ 32, /*->56857*/
/*56825*/     OPC_CheckChild0Type, MVT::v4i32,
/*56827*/     OPC_RecordChild1, // #1 = $SIMM
/*56828*/     OPC_MoveChild, 1,
/*56830*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56833*/     OPC_MoveParent,
/*56834*/     OPC_CheckType, MVT::v4i16,
/*56836*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56838*/     OPC_EmitConvertToTarget, 1,
/*56840*/     OPC_EmitInteger, MVT::i32, 14, 
/*56843*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56846*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56857*/   /*Scope*/ 32, /*->56890*/
/*56858*/     OPC_CheckChild0Type, MVT::v2i64,
/*56860*/     OPC_RecordChild1, // #1 = $SIMM
/*56861*/     OPC_MoveChild, 1,
/*56863*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56866*/     OPC_MoveParent,
/*56867*/     OPC_CheckType, MVT::v2i32,
/*56869*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56871*/     OPC_EmitConvertToTarget, 1,
/*56873*/     OPC_EmitInteger, MVT::i32, 14, 
/*56876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*56890*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->56996
/*56894*/   OPC_RecordChild0, // #0 = $Vm
/*56895*/   OPC_Scope, 32, /*->56929*/ // 3 children in Scope
/*56897*/     OPC_CheckChild0Type, MVT::v8i16,
/*56899*/     OPC_RecordChild1, // #1 = $SIMM
/*56900*/     OPC_MoveChild, 1,
/*56902*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56905*/     OPC_MoveParent,
/*56906*/     OPC_CheckType, MVT::v8i8,
/*56908*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56910*/     OPC_EmitConvertToTarget, 1,
/*56912*/     OPC_EmitInteger, MVT::i32, 14, 
/*56915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56929*/   /*Scope*/ 32, /*->56962*/
/*56930*/     OPC_CheckChild0Type, MVT::v4i32,
/*56932*/     OPC_RecordChild1, // #1 = $SIMM
/*56933*/     OPC_MoveChild, 1,
/*56935*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56938*/     OPC_MoveParent,
/*56939*/     OPC_CheckType, MVT::v4i16,
/*56941*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56943*/     OPC_EmitConvertToTarget, 1,
/*56945*/     OPC_EmitInteger, MVT::i32, 14, 
/*56948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56962*/   /*Scope*/ 32, /*->56995*/
/*56963*/     OPC_CheckChild0Type, MVT::v2i64,
/*56965*/     OPC_RecordChild1, // #1 = $SIMM
/*56966*/     OPC_MoveChild, 1,
/*56968*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56971*/     OPC_MoveParent,
/*56972*/     OPC_CheckType, MVT::v2i32,
/*56974*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*56976*/     OPC_EmitConvertToTarget, 1,
/*56978*/     OPC_EmitInteger, MVT::i32, 14, 
/*56981*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56984*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*56995*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->57203
/*57000*/   OPC_RecordChild0, // #0 = $src1
/*57001*/   OPC_RecordChild1, // #1 = $Vm
/*57002*/   OPC_RecordChild2, // #2 = $SIMM
/*57003*/   OPC_MoveChild, 2,
/*57005*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57008*/   OPC_MoveParent,
/*57009*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->57034
/*57012*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57014*/     OPC_EmitConvertToTarget, 2,
/*57016*/     OPC_EmitInteger, MVT::i32, 14, 
/*57019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->57058
/*57036*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57038*/     OPC_EmitConvertToTarget, 2,
/*57040*/     OPC_EmitInteger, MVT::i32, 14, 
/*57043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->57082
/*57060*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57062*/     OPC_EmitConvertToTarget, 2,
/*57064*/     OPC_EmitInteger, MVT::i32, 14, 
/*57067*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57070*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->57106
/*57084*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57086*/     OPC_EmitConvertToTarget, 2,
/*57088*/     OPC_EmitInteger, MVT::i32, 14, 
/*57091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->57130
/*57108*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57110*/     OPC_EmitConvertToTarget, 2,
/*57112*/     OPC_EmitInteger, MVT::i32, 14, 
/*57115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->57154
/*57132*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57134*/     OPC_EmitConvertToTarget, 2,
/*57136*/     OPC_EmitInteger, MVT::i32, 14, 
/*57139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->57178
/*57156*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57158*/     OPC_EmitConvertToTarget, 2,
/*57160*/     OPC_EmitInteger, MVT::i32, 14, 
/*57163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->57202
/*57180*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57182*/     OPC_EmitConvertToTarget, 2,
/*57184*/     OPC_EmitInteger, MVT::i32, 14, 
/*57187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57190*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->57410
/*57207*/   OPC_RecordChild0, // #0 = $src1
/*57208*/   OPC_RecordChild1, // #1 = $Vm
/*57209*/   OPC_RecordChild2, // #2 = $SIMM
/*57210*/   OPC_MoveChild, 2,
/*57212*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57215*/   OPC_MoveParent,
/*57216*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->57241
/*57219*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57221*/     OPC_EmitConvertToTarget, 2,
/*57223*/     OPC_EmitInteger, MVT::i32, 14, 
/*57226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->57265
/*57243*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57245*/     OPC_EmitConvertToTarget, 2,
/*57247*/     OPC_EmitInteger, MVT::i32, 14, 
/*57250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->57289
/*57267*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57269*/     OPC_EmitConvertToTarget, 2,
/*57271*/     OPC_EmitInteger, MVT::i32, 14, 
/*57274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->57313
/*57291*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57293*/     OPC_EmitConvertToTarget, 2,
/*57295*/     OPC_EmitInteger, MVT::i32, 14, 
/*57298*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57301*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->57337
/*57315*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57317*/     OPC_EmitConvertToTarget, 2,
/*57319*/     OPC_EmitInteger, MVT::i32, 14, 
/*57322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->57361
/*57339*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57341*/     OPC_EmitConvertToTarget, 2,
/*57343*/     OPC_EmitInteger, MVT::i32, 14, 
/*57346*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57349*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->57385
/*57363*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57365*/     OPC_EmitConvertToTarget, 2,
/*57367*/     OPC_EmitInteger, MVT::i32, 14, 
/*57370*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57373*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->57409
/*57387*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57389*/     OPC_EmitConvertToTarget, 2,
/*57391*/     OPC_EmitInteger, MVT::i32, 14, 
/*57394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->57583
/*57414*/   OPC_RecordChild0, // #0 = $SIMM
/*57415*/   OPC_MoveChild, 0,
/*57417*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57420*/   OPC_MoveParent,
/*57421*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->57442
/*57424*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57426*/     OPC_EmitInteger, MVT::i32, 14, 
/*57429*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->57462
/*57444*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57446*/     OPC_EmitInteger, MVT::i32, 14, 
/*57449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57452*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->57482
/*57464*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57466*/     OPC_EmitInteger, MVT::i32, 14, 
/*57469*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57472*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->57502
/*57484*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57486*/     OPC_EmitInteger, MVT::i32, 14, 
/*57489*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->57522
/*57504*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57506*/     OPC_EmitInteger, MVT::i32, 14, 
/*57509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->57542
/*57524*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57526*/     OPC_EmitInteger, MVT::i32, 14, 
/*57529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->57562
/*57544*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57546*/     OPC_EmitInteger, MVT::i32, 14, 
/*57549*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57552*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->57582
/*57564*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57566*/     OPC_EmitInteger, MVT::i32, 14, 
/*57569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 39|128,3/*423*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->58010
/*57587*/   OPC_RecordChild0, // #0 = $Vm
/*57588*/   OPC_Scope, 57, /*->57647*/ // 8 children in Scope
/*57590*/     OPC_CheckChild0Type, MVT::v8i8,
/*57592*/     OPC_RecordChild1, // #1 = $lane
/*57593*/     OPC_MoveChild, 1,
/*57595*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57598*/     OPC_MoveParent,
/*57599*/     OPC_SwitchType /*2 cases */, 21,  MVT::v8i8,// ->57623
/*57602*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57604*/       OPC_EmitConvertToTarget, 1,
/*57606*/       OPC_EmitInteger, MVT::i32, 14, 
/*57609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v16i8,// ->57646
/*57625*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57627*/       OPC_EmitConvertToTarget, 1,
/*57629*/       OPC_EmitInteger, MVT::i32, 14, 
/*57632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*57647*/   /*Scope*/ 57, /*->57705*/
/*57648*/     OPC_CheckChild0Type, MVT::v4i16,
/*57650*/     OPC_RecordChild1, // #1 = $lane
/*57651*/     OPC_MoveChild, 1,
/*57653*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57656*/     OPC_MoveParent,
/*57657*/     OPC_SwitchType /*2 cases */, 21,  MVT::v4i16,// ->57681
/*57660*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57662*/       OPC_EmitConvertToTarget, 1,
/*57664*/       OPC_EmitInteger, MVT::i32, 14, 
/*57667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v8i16,// ->57704
/*57683*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57685*/       OPC_EmitConvertToTarget, 1,
/*57687*/       OPC_EmitInteger, MVT::i32, 14, 
/*57690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*57705*/   /*Scope*/ 57, /*->57763*/
/*57706*/     OPC_CheckChild0Type, MVT::v2i32,
/*57708*/     OPC_RecordChild1, // #1 = $lane
/*57709*/     OPC_MoveChild, 1,
/*57711*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57714*/     OPC_MoveParent,
/*57715*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2i32,// ->57739
/*57718*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57720*/       OPC_EmitConvertToTarget, 1,
/*57722*/       OPC_EmitInteger, MVT::i32, 14, 
/*57725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4i32,// ->57762
/*57741*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*57743*/       OPC_EmitConvertToTarget, 1,
/*57745*/       OPC_EmitInteger, MVT::i32, 14, 
/*57748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*57763*/   /*Scope*/ 47, /*->57811*/
/*57764*/     OPC_CheckChild0Type, MVT::v16i8,
/*57766*/     OPC_RecordChild1, // #1 = $lane
/*57767*/     OPC_MoveChild, 1,
/*57769*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57772*/     OPC_MoveParent,
/*57773*/     OPC_CheckType, MVT::v16i8,
/*57775*/     OPC_EmitConvertToTarget, 1,
/*57777*/     OPC_EmitNodeXForm, 12, 2, // DSubReg_i8_reg
/*57780*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57789*/     OPC_EmitConvertToTarget, 1,
/*57791*/     OPC_EmitNodeXForm, 13, 5, // SubReg_i8_lane
/*57794*/     OPC_EmitInteger, MVT::i32, 14, 
/*57797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57811*/   /*Scope*/ 47, /*->57859*/
/*57812*/     OPC_CheckChild0Type, MVT::v8i16,
/*57814*/     OPC_RecordChild1, // #1 = $lane
/*57815*/     OPC_MoveChild, 1,
/*57817*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57820*/     OPC_MoveParent,
/*57821*/     OPC_CheckType, MVT::v8i16,
/*57823*/     OPC_EmitConvertToTarget, 1,
/*57825*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*57828*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57837*/     OPC_EmitConvertToTarget, 1,
/*57839*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*57842*/     OPC_EmitInteger, MVT::i32, 14, 
/*57845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57859*/   /*Scope*/ 47, /*->57907*/
/*57860*/     OPC_CheckChild0Type, MVT::v4i32,
/*57862*/     OPC_RecordChild1, // #1 = $lane
/*57863*/     OPC_MoveChild, 1,
/*57865*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57868*/     OPC_MoveParent,
/*57869*/     OPC_CheckType, MVT::v4i32,
/*57871*/     OPC_EmitConvertToTarget, 1,
/*57873*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*57876*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57885*/     OPC_EmitConvertToTarget, 1,
/*57887*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*57890*/     OPC_EmitInteger, MVT::i32, 14, 
/*57893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57907*/   /*Scope*/ 53, /*->57961*/
/*57908*/     OPC_CheckChild0Type, MVT::v2f32,
/*57910*/     OPC_RecordChild1, // #1 = $lane
/*57911*/     OPC_MoveChild, 1,
/*57913*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57916*/     OPC_MoveParent,
/*57917*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->57939
/*57920*/       OPC_EmitConvertToTarget, 1,
/*57922*/       OPC_EmitInteger, MVT::i32, 14, 
/*57925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->57960
/*57941*/       OPC_EmitConvertToTarget, 1,
/*57943*/       OPC_EmitInteger, MVT::i32, 14, 
/*57946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*57961*/   /*Scope*/ 47, /*->58009*/
/*57962*/     OPC_CheckChild0Type, MVT::v4f32,
/*57964*/     OPC_RecordChild1, // #1 = $lane
/*57965*/     OPC_MoveChild, 1,
/*57967*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57970*/     OPC_MoveParent,
/*57971*/     OPC_CheckType, MVT::v4f32,
/*57973*/     OPC_EmitConvertToTarget, 1,
/*57975*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*57978*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*57987*/     OPC_EmitConvertToTarget, 1,
/*57989*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*57992*/     OPC_EmitInteger, MVT::i32, 14, 
/*57995*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57998*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58009*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->58157
/*58014*/   OPC_RecordChild0, // #0 = $src
/*58015*/   OPC_Scope, 27, /*->58044*/ // 5 children in Scope
/*58017*/     OPC_CheckChild0Type, MVT::v16i8,
/*58019*/     OPC_RecordChild1, // #1 = $start
/*58020*/     OPC_MoveChild, 1,
/*58022*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58025*/     OPC_CheckType, MVT::i32,
/*58027*/     OPC_MoveParent,
/*58028*/     OPC_CheckType, MVT::v8i8,
/*58030*/     OPC_EmitConvertToTarget, 1,
/*58032*/     OPC_EmitNodeXForm, 12, 2, // DSubReg_i8_reg
/*58035*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*58044*/   /*Scope*/ 27, /*->58072*/
/*58045*/     OPC_CheckChild0Type, MVT::v8i16,
/*58047*/     OPC_RecordChild1, // #1 = $start
/*58048*/     OPC_MoveChild, 1,
/*58050*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58053*/     OPC_CheckType, MVT::i32,
/*58055*/     OPC_MoveParent,
/*58056*/     OPC_CheckType, MVT::v4i16,
/*58058*/     OPC_EmitConvertToTarget, 1,
/*58060*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*58063*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*58072*/   /*Scope*/ 27, /*->58100*/
/*58073*/     OPC_CheckChild0Type, MVT::v4i32,
/*58075*/     OPC_RecordChild1, // #1 = $start
/*58076*/     OPC_MoveChild, 1,
/*58078*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58081*/     OPC_CheckType, MVT::i32,
/*58083*/     OPC_MoveParent,
/*58084*/     OPC_CheckType, MVT::v2i32,
/*58086*/     OPC_EmitConvertToTarget, 1,
/*58088*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*58091*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*58100*/   /*Scope*/ 27, /*->58128*/
/*58101*/     OPC_CheckChild0Type, MVT::v2i64,
/*58103*/     OPC_RecordChild1, // #1 = $start
/*58104*/     OPC_MoveChild, 1,
/*58106*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58109*/     OPC_CheckType, MVT::i32,
/*58111*/     OPC_MoveParent,
/*58112*/     OPC_CheckType, MVT::v1i64,
/*58114*/     OPC_EmitConvertToTarget, 1,
/*58116*/     OPC_EmitNodeXForm, 14, 2, // DSubReg_f64_reg
/*58119*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*58128*/   /*Scope*/ 27, /*->58156*/
/*58129*/     OPC_CheckChild0Type, MVT::v4f32,
/*58131*/     OPC_RecordChild1, // #1 = $start
/*58132*/     OPC_MoveChild, 1,
/*58134*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58137*/     OPC_CheckType, MVT::i32,
/*58139*/     OPC_MoveParent,
/*58140*/     OPC_CheckType, MVT::v2f32,
/*58142*/     OPC_EmitConvertToTarget, 1,
/*58144*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*58147*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*58156*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VEXT),// ->58360
/*58161*/   OPC_RecordChild0, // #0 = $Vn
/*58162*/   OPC_RecordChild1, // #1 = $Vm
/*58163*/   OPC_RecordChild2, // #2 = $index
/*58164*/   OPC_MoveChild, 2,
/*58166*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58169*/   OPC_MoveParent,
/*58170*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->58195
/*58173*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58175*/     OPC_EmitConvertToTarget, 2,
/*58177*/     OPC_EmitInteger, MVT::i32, 14, 
/*58180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->58219
/*58197*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58199*/     OPC_EmitConvertToTarget, 2,
/*58201*/     OPC_EmitInteger, MVT::i32, 14, 
/*58204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->58243
/*58221*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58223*/     OPC_EmitConvertToTarget, 2,
/*58225*/     OPC_EmitInteger, MVT::i32, 14, 
/*58228*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58231*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->58267
/*58245*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58247*/     OPC_EmitConvertToTarget, 2,
/*58249*/     OPC_EmitInteger, MVT::i32, 14, 
/*58252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->58291
/*58269*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58271*/     OPC_EmitConvertToTarget, 2,
/*58273*/     OPC_EmitInteger, MVT::i32, 14, 
/*58276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->58315
/*58293*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58295*/     OPC_EmitConvertToTarget, 2,
/*58297*/     OPC_EmitInteger, MVT::i32, 14, 
/*58300*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58303*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->58337
/*58317*/     OPC_EmitConvertToTarget, 2,
/*58319*/     OPC_EmitInteger, MVT::i32, 14, 
/*58322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->58359
/*58339*/     OPC_EmitConvertToTarget, 2,
/*58341*/     OPC_EmitInteger, MVT::i32, 14, 
/*58344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->58563
/*58364*/   OPC_RecordChild0, // #0 = $Vn
/*58365*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->58390
/*58368*/     OPC_CheckChild0Type, MVT::v8i8,
/*58370*/     OPC_RecordChild1, // #1 = $Vm
/*58371*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58373*/     OPC_EmitInteger, MVT::i32, 14, 
/*58376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->58414
/*58392*/     OPC_CheckChild0Type, MVT::v4i16,
/*58394*/     OPC_RecordChild1, // #1 = $Vm
/*58395*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58397*/     OPC_EmitInteger, MVT::i32, 14, 
/*58400*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58403*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->58464
/*58416*/     OPC_Scope, 22, /*->58440*/ // 2 children in Scope
/*58418*/       OPC_CheckChild0Type, MVT::v2i32,
/*58420*/       OPC_RecordChild1, // #1 = $Vm
/*58421*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58423*/       OPC_EmitInteger, MVT::i32, 14, 
/*58426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*58440*/     /*Scope*/ 22, /*->58463*/
/*58441*/       OPC_CheckChild0Type, MVT::v2f32,
/*58443*/       OPC_RecordChild1, // #1 = $Vm
/*58444*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58446*/       OPC_EmitInteger, MVT::i32, 14, 
/*58449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*58463*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->58488
/*58466*/     OPC_CheckChild0Type, MVT::v16i8,
/*58468*/     OPC_RecordChild1, // #1 = $Vm
/*58469*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58471*/     OPC_EmitInteger, MVT::i32, 14, 
/*58474*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->58512
/*58490*/     OPC_CheckChild0Type, MVT::v8i16,
/*58492*/     OPC_RecordChild1, // #1 = $Vm
/*58493*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58495*/     OPC_EmitInteger, MVT::i32, 14, 
/*58498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58501*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->58562
/*58514*/     OPC_Scope, 22, /*->58538*/ // 2 children in Scope
/*58516*/       OPC_CheckChild0Type, MVT::v4i32,
/*58518*/       OPC_RecordChild1, // #1 = $Vm
/*58519*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58521*/       OPC_EmitInteger, MVT::i32, 14, 
/*58524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*58538*/     /*Scope*/ 22, /*->58561*/
/*58539*/       OPC_CheckChild0Type, MVT::v4f32,
/*58541*/       OPC_RecordChild1, // #1 = $Vm
/*58542*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58544*/       OPC_EmitInteger, MVT::i32, 14, 
/*58547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*58561*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->58750
/*58567*/   OPC_RecordChild0, // #0 = $Vm
/*58568*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->58591
/*58571*/     OPC_CheckChild0Type, MVT::v8i8,
/*58573*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58575*/     OPC_EmitInteger, MVT::i32, 14, 
/*58578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->58613
/*58593*/     OPC_CheckChild0Type, MVT::v4i16,
/*58595*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58597*/     OPC_EmitInteger, MVT::i32, 14, 
/*58600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->58659
/*58615*/     OPC_Scope, 20, /*->58637*/ // 2 children in Scope
/*58617*/       OPC_CheckChild0Type, MVT::v2i32,
/*58619*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58621*/       OPC_EmitInteger, MVT::i32, 14, 
/*58624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*58637*/     /*Scope*/ 20, /*->58658*/
/*58638*/       OPC_CheckChild0Type, MVT::v2f32,
/*58640*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58642*/       OPC_EmitInteger, MVT::i32, 14, 
/*58645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*58658*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->58681
/*58661*/     OPC_CheckChild0Type, MVT::v16i8,
/*58663*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58665*/     OPC_EmitInteger, MVT::i32, 14, 
/*58668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->58703
/*58683*/     OPC_CheckChild0Type, MVT::v8i16,
/*58685*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58687*/     OPC_EmitInteger, MVT::i32, 14, 
/*58690*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->58749
/*58705*/     OPC_Scope, 20, /*->58727*/ // 2 children in Scope
/*58707*/       OPC_CheckChild0Type, MVT::v4i32,
/*58709*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58711*/       OPC_EmitInteger, MVT::i32, 14, 
/*58714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*58727*/     /*Scope*/ 20, /*->58748*/
/*58728*/       OPC_CheckChild0Type, MVT::v4f32,
/*58730*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58732*/       OPC_EmitInteger, MVT::i32, 14, 
/*58735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*58748*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->58953
/*58754*/   OPC_RecordChild0, // #0 = $Vn
/*58755*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->58780
/*58758*/     OPC_CheckChild0Type, MVT::v8i8,
/*58760*/     OPC_RecordChild1, // #1 = $Vm
/*58761*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58763*/     OPC_EmitInteger, MVT::i32, 14, 
/*58766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->58804
/*58782*/     OPC_CheckChild0Type, MVT::v4i16,
/*58784*/     OPC_RecordChild1, // #1 = $Vm
/*58785*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58787*/     OPC_EmitInteger, MVT::i32, 14, 
/*58790*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58793*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->58854
/*58806*/     OPC_Scope, 22, /*->58830*/ // 2 children in Scope
/*58808*/       OPC_CheckChild0Type, MVT::v2i32,
/*58810*/       OPC_RecordChild1, // #1 = $Vm
/*58811*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58813*/       OPC_EmitInteger, MVT::i32, 14, 
/*58816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*58830*/     /*Scope*/ 22, /*->58853*/
/*58831*/       OPC_CheckChild0Type, MVT::v2f32,
/*58833*/       OPC_RecordChild1, // #1 = $Vm
/*58834*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58836*/       OPC_EmitInteger, MVT::i32, 14, 
/*58839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*58853*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->58878
/*58856*/     OPC_CheckChild0Type, MVT::v16i8,
/*58858*/     OPC_RecordChild1, // #1 = $Vm
/*58859*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58861*/     OPC_EmitInteger, MVT::i32, 14, 
/*58864*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58867*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->58902
/*58880*/     OPC_CheckChild0Type, MVT::v8i16,
/*58882*/     OPC_RecordChild1, // #1 = $Vm
/*58883*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58885*/     OPC_EmitInteger, MVT::i32, 14, 
/*58888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->58952
/*58904*/     OPC_Scope, 22, /*->58928*/ // 2 children in Scope
/*58906*/       OPC_CheckChild0Type, MVT::v4i32,
/*58908*/       OPC_RecordChild1, // #1 = $Vm
/*58909*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58911*/       OPC_EmitInteger, MVT::i32, 14, 
/*58914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*58928*/     /*Scope*/ 22, /*->58951*/
/*58929*/       OPC_CheckChild0Type, MVT::v4f32,
/*58931*/       OPC_RecordChild1, // #1 = $Vm
/*58932*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58934*/       OPC_EmitInteger, MVT::i32, 14, 
/*58937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*58951*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->59104
/*58957*/   OPC_RecordChild0, // #0 = $Vn
/*58958*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->58983
/*58961*/     OPC_CheckChild0Type, MVT::v8i8,
/*58963*/     OPC_RecordChild1, // #1 = $Vm
/*58964*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58966*/     OPC_EmitInteger, MVT::i32, 14, 
/*58969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->59007
/*58985*/     OPC_CheckChild0Type, MVT::v4i16,
/*58987*/     OPC_RecordChild1, // #1 = $Vm
/*58988*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*58990*/     OPC_EmitInteger, MVT::i32, 14, 
/*58993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->59031
/*59009*/     OPC_CheckChild0Type, MVT::v2i32,
/*59011*/     OPC_RecordChild1, // #1 = $Vm
/*59012*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59014*/     OPC_EmitInteger, MVT::i32, 14, 
/*59017*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59020*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->59055
/*59033*/     OPC_CheckChild0Type, MVT::v16i8,
/*59035*/     OPC_RecordChild1, // #1 = $Vm
/*59036*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59038*/     OPC_EmitInteger, MVT::i32, 14, 
/*59041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->59079
/*59057*/     OPC_CheckChild0Type, MVT::v8i16,
/*59059*/     OPC_RecordChild1, // #1 = $Vm
/*59060*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59062*/     OPC_EmitInteger, MVT::i32, 14, 
/*59065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->59103
/*59081*/     OPC_CheckChild0Type, MVT::v4i32,
/*59083*/     OPC_RecordChild1, // #1 = $Vm
/*59084*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59086*/     OPC_EmitInteger, MVT::i32, 14, 
/*59089*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59092*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->59291
/*59108*/   OPC_RecordChild0, // #0 = $Vm
/*59109*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->59132
/*59112*/     OPC_CheckChild0Type, MVT::v8i8,
/*59114*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59116*/     OPC_EmitInteger, MVT::i32, 14, 
/*59119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->59154
/*59134*/     OPC_CheckChild0Type, MVT::v4i16,
/*59136*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59138*/     OPC_EmitInteger, MVT::i32, 14, 
/*59141*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->59200
/*59156*/     OPC_Scope, 20, /*->59178*/ // 2 children in Scope
/*59158*/       OPC_CheckChild0Type, MVT::v2i32,
/*59160*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59162*/       OPC_EmitInteger, MVT::i32, 14, 
/*59165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*59178*/     /*Scope*/ 20, /*->59199*/
/*59179*/       OPC_CheckChild0Type, MVT::v2f32,
/*59181*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59183*/       OPC_EmitInteger, MVT::i32, 14, 
/*59186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59189*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*59199*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->59222
/*59202*/     OPC_CheckChild0Type, MVT::v16i8,
/*59204*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59206*/     OPC_EmitInteger, MVT::i32, 14, 
/*59209*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59212*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->59244
/*59224*/     OPC_CheckChild0Type, MVT::v8i16,
/*59226*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59228*/     OPC_EmitInteger, MVT::i32, 14, 
/*59231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->59290
/*59246*/     OPC_Scope, 20, /*->59268*/ // 2 children in Scope
/*59248*/       OPC_CheckChild0Type, MVT::v4i32,
/*59250*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59252*/       OPC_EmitInteger, MVT::i32, 14, 
/*59255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*59268*/     /*Scope*/ 20, /*->59289*/
/*59269*/       OPC_CheckChild0Type, MVT::v4f32,
/*59271*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59273*/       OPC_EmitInteger, MVT::i32, 14, 
/*59276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*59289*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->59478
/*59295*/   OPC_RecordChild0, // #0 = $Vm
/*59296*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->59319
/*59299*/     OPC_CheckChild0Type, MVT::v8i8,
/*59301*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59303*/     OPC_EmitInteger, MVT::i32, 14, 
/*59306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->59341
/*59321*/     OPC_CheckChild0Type, MVT::v4i16,
/*59323*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59325*/     OPC_EmitInteger, MVT::i32, 14, 
/*59328*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59331*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->59387
/*59343*/     OPC_Scope, 20, /*->59365*/ // 2 children in Scope
/*59345*/       OPC_CheckChild0Type, MVT::v2i32,
/*59347*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59349*/       OPC_EmitInteger, MVT::i32, 14, 
/*59352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*59365*/     /*Scope*/ 20, /*->59386*/
/*59366*/       OPC_CheckChild0Type, MVT::v2f32,
/*59368*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59370*/       OPC_EmitInteger, MVT::i32, 14, 
/*59373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*59386*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->59409
/*59389*/     OPC_CheckChild0Type, MVT::v16i8,
/*59391*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59393*/     OPC_EmitInteger, MVT::i32, 14, 
/*59396*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59399*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->59431
/*59411*/     OPC_CheckChild0Type, MVT::v8i16,
/*59413*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59415*/     OPC_EmitInteger, MVT::i32, 14, 
/*59418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->59477
/*59433*/     OPC_Scope, 20, /*->59455*/ // 2 children in Scope
/*59435*/       OPC_CheckChild0Type, MVT::v4i32,
/*59437*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59439*/       OPC_EmitInteger, MVT::i32, 14, 
/*59442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*59455*/     /*Scope*/ 20, /*->59476*/
/*59456*/       OPC_CheckChild0Type, MVT::v4f32,
/*59458*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59460*/       OPC_EmitInteger, MVT::i32, 14, 
/*59463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*59476*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->59681
/*59482*/   OPC_RecordChild0, // #0 = $Vn
/*59483*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->59508
/*59486*/     OPC_CheckChild0Type, MVT::v8i8,
/*59488*/     OPC_RecordChild1, // #1 = $Vm
/*59489*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59491*/     OPC_EmitInteger, MVT::i32, 14, 
/*59494*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59497*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->59532
/*59510*/     OPC_CheckChild0Type, MVT::v4i16,
/*59512*/     OPC_RecordChild1, // #1 = $Vm
/*59513*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59515*/     OPC_EmitInteger, MVT::i32, 14, 
/*59518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->59582
/*59534*/     OPC_Scope, 22, /*->59558*/ // 2 children in Scope
/*59536*/       OPC_CheckChild0Type, MVT::v2i32,
/*59538*/       OPC_RecordChild1, // #1 = $Vm
/*59539*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59541*/       OPC_EmitInteger, MVT::i32, 14, 
/*59544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*59558*/     /*Scope*/ 22, /*->59581*/
/*59559*/       OPC_CheckChild0Type, MVT::v2f32,
/*59561*/       OPC_RecordChild1, // #1 = $Vm
/*59562*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59564*/       OPC_EmitInteger, MVT::i32, 14, 
/*59567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*59581*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->59606
/*59584*/     OPC_CheckChild0Type, MVT::v16i8,
/*59586*/     OPC_RecordChild1, // #1 = $Vm
/*59587*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59589*/     OPC_EmitInteger, MVT::i32, 14, 
/*59592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->59630
/*59608*/     OPC_CheckChild0Type, MVT::v8i16,
/*59610*/     OPC_RecordChild1, // #1 = $Vm
/*59611*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59613*/     OPC_EmitInteger, MVT::i32, 14, 
/*59616*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59619*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->59680
/*59632*/     OPC_Scope, 22, /*->59656*/ // 2 children in Scope
/*59634*/       OPC_CheckChild0Type, MVT::v4i32,
/*59636*/       OPC_RecordChild1, // #1 = $Vm
/*59637*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59639*/       OPC_EmitInteger, MVT::i32, 14, 
/*59642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*59656*/     /*Scope*/ 22, /*->59679*/
/*59657*/       OPC_CheckChild0Type, MVT::v4f32,
/*59659*/       OPC_RecordChild1, // #1 = $Vm
/*59660*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59662*/       OPC_EmitInteger, MVT::i32, 14, 
/*59665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*59679*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->59832
/*59685*/   OPC_RecordChild0, // #0 = $Vn
/*59686*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->59711
/*59689*/     OPC_CheckChild0Type, MVT::v8i8,
/*59691*/     OPC_RecordChild1, // #1 = $Vm
/*59692*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59694*/     OPC_EmitInteger, MVT::i32, 14, 
/*59697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->59735
/*59713*/     OPC_CheckChild0Type, MVT::v4i16,
/*59715*/     OPC_RecordChild1, // #1 = $Vm
/*59716*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59718*/     OPC_EmitInteger, MVT::i32, 14, 
/*59721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->59759
/*59737*/     OPC_CheckChild0Type, MVT::v2i32,
/*59739*/     OPC_RecordChild1, // #1 = $Vm
/*59740*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59742*/     OPC_EmitInteger, MVT::i32, 14, 
/*59745*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->59783
/*59761*/     OPC_CheckChild0Type, MVT::v16i8,
/*59763*/     OPC_RecordChild1, // #1 = $Vm
/*59764*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59766*/     OPC_EmitInteger, MVT::i32, 14, 
/*59769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->59807
/*59785*/     OPC_CheckChild0Type, MVT::v8i16,
/*59787*/     OPC_RecordChild1, // #1 = $Vm
/*59788*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59790*/     OPC_EmitInteger, MVT::i32, 14, 
/*59793*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59796*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->59831
/*59809*/     OPC_CheckChild0Type, MVT::v4i32,
/*59811*/     OPC_RecordChild1, // #1 = $Vm
/*59812*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59814*/     OPC_EmitInteger, MVT::i32, 14, 
/*59817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59820*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->60019
/*59836*/   OPC_RecordChild0, // #0 = $Vm
/*59837*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->59860
/*59840*/     OPC_CheckChild0Type, MVT::v8i8,
/*59842*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59844*/     OPC_EmitInteger, MVT::i32, 14, 
/*59847*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59850*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->59882
/*59862*/     OPC_CheckChild0Type, MVT::v4i16,
/*59864*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59866*/     OPC_EmitInteger, MVT::i32, 14, 
/*59869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->59928
/*59884*/     OPC_Scope, 20, /*->59906*/ // 2 children in Scope
/*59886*/       OPC_CheckChild0Type, MVT::v2i32,
/*59888*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59890*/       OPC_EmitInteger, MVT::i32, 14, 
/*59893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*59906*/     /*Scope*/ 20, /*->59927*/
/*59907*/       OPC_CheckChild0Type, MVT::v2f32,
/*59909*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59911*/       OPC_EmitInteger, MVT::i32, 14, 
/*59914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*59927*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->59950
/*59930*/     OPC_CheckChild0Type, MVT::v16i8,
/*59932*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59934*/     OPC_EmitInteger, MVT::i32, 14, 
/*59937*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59940*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->59972
/*59952*/     OPC_CheckChild0Type, MVT::v8i16,
/*59954*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59956*/     OPC_EmitInteger, MVT::i32, 14, 
/*59959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->60018
/*59974*/     OPC_Scope, 20, /*->59996*/ // 2 children in Scope
/*59976*/       OPC_CheckChild0Type, MVT::v4i32,
/*59978*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*59980*/       OPC_EmitInteger, MVT::i32, 14, 
/*59983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*59996*/     /*Scope*/ 20, /*->60017*/
/*59997*/       OPC_CheckChild0Type, MVT::v4f32,
/*59999*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60001*/       OPC_EmitInteger, MVT::i32, 14, 
/*60004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*60017*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->60206
/*60023*/   OPC_RecordChild0, // #0 = $Vm
/*60024*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->60047
/*60027*/     OPC_CheckChild0Type, MVT::v8i8,
/*60029*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60031*/     OPC_EmitInteger, MVT::i32, 14, 
/*60034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->60069
/*60049*/     OPC_CheckChild0Type, MVT::v4i16,
/*60051*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60053*/     OPC_EmitInteger, MVT::i32, 14, 
/*60056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->60115
/*60071*/     OPC_Scope, 20, /*->60093*/ // 2 children in Scope
/*60073*/       OPC_CheckChild0Type, MVT::v2i32,
/*60075*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60077*/       OPC_EmitInteger, MVT::i32, 14, 
/*60080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*60093*/     /*Scope*/ 20, /*->60114*/
/*60094*/       OPC_CheckChild0Type, MVT::v2f32,
/*60096*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60098*/       OPC_EmitInteger, MVT::i32, 14, 
/*60101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*60114*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->60137
/*60117*/     OPC_CheckChild0Type, MVT::v16i8,
/*60119*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60121*/     OPC_EmitInteger, MVT::i32, 14, 
/*60124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->60159
/*60139*/     OPC_CheckChild0Type, MVT::v8i16,
/*60141*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60143*/     OPC_EmitInteger, MVT::i32, 14, 
/*60146*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60149*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->60205
/*60161*/     OPC_Scope, 20, /*->60183*/ // 2 children in Scope
/*60163*/       OPC_CheckChild0Type, MVT::v4i32,
/*60165*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60167*/       OPC_EmitInteger, MVT::i32, 14, 
/*60170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*60183*/     /*Scope*/ 20, /*->60204*/
/*60184*/       OPC_CheckChild0Type, MVT::v4f32,
/*60186*/       OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60188*/       OPC_EmitInteger, MVT::i32, 14, 
/*60191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*60204*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->60357
/*60210*/   OPC_RecordChild0, // #0 = $Vn
/*60211*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->60236
/*60214*/     OPC_CheckChild0Type, MVT::v8i8,
/*60216*/     OPC_RecordChild1, // #1 = $Vm
/*60217*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60219*/     OPC_EmitInteger, MVT::i32, 14, 
/*60222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->60260
/*60238*/     OPC_CheckChild0Type, MVT::v4i16,
/*60240*/     OPC_RecordChild1, // #1 = $Vm
/*60241*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60243*/     OPC_EmitInteger, MVT::i32, 14, 
/*60246*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60249*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->60284
/*60262*/     OPC_CheckChild0Type, MVT::v2i32,
/*60264*/     OPC_RecordChild1, // #1 = $Vm
/*60265*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60267*/     OPC_EmitInteger, MVT::i32, 14, 
/*60270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->60308
/*60286*/     OPC_CheckChild0Type, MVT::v16i8,
/*60288*/     OPC_RecordChild1, // #1 = $Vm
/*60289*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60291*/     OPC_EmitInteger, MVT::i32, 14, 
/*60294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->60332
/*60310*/     OPC_CheckChild0Type, MVT::v8i16,
/*60312*/     OPC_RecordChild1, // #1 = $Vm
/*60313*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60315*/     OPC_EmitInteger, MVT::i32, 14, 
/*60318*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60321*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->60356
/*60334*/     OPC_CheckChild0Type, MVT::v4i32,
/*60336*/     OPC_RecordChild1, // #1 = $Vm
/*60337*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60339*/     OPC_EmitInteger, MVT::i32, 14, 
/*60342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->60409
/*60360*/   OPC_RecordChild0, // #0 = $src1
/*60361*/   OPC_RecordChild1, // #1 = $Vn
/*60362*/   OPC_RecordChild2, // #2 = $Vm
/*60363*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->60386
/*60366*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60368*/     OPC_EmitInteger, MVT::i32, 14, 
/*60371*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60374*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->60408
/*60388*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60390*/     OPC_EmitInteger, MVT::i32, 14, 
/*60393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->60481
/*60412*/   OPC_RecordChild0, // #0 = $Vm
/*60413*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->60436
/*60416*/     OPC_CheckChild0Type, MVT::v8i16,
/*60418*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60420*/     OPC_EmitInteger, MVT::i32, 14, 
/*60423*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60426*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->60458
/*60438*/     OPC_CheckChild0Type, MVT::v4i32,
/*60440*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60442*/     OPC_EmitInteger, MVT::i32, 14, 
/*60445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->60480
/*60460*/     OPC_CheckChild0Type, MVT::v2i64,
/*60462*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60464*/     OPC_EmitInteger, MVT::i32, 14, 
/*60467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->60553
/*60484*/   OPC_RecordChild0, // #0 = $Vm
/*60485*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->60508
/*60488*/     OPC_CheckChild0Type, MVT::v8i8,
/*60490*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60492*/     OPC_EmitInteger, MVT::i32, 14, 
/*60495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->60530
/*60510*/     OPC_CheckChild0Type, MVT::v4i16,
/*60512*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60514*/     OPC_EmitInteger, MVT::i32, 14, 
/*60517*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->60552
/*60532*/     OPC_CheckChild0Type, MVT::v2i32,
/*60534*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60536*/     OPC_EmitInteger, MVT::i32, 14, 
/*60539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->60603
/*60556*/   OPC_RecordChild0, // #0 = $Vm
/*60557*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->60580
/*60560*/     OPC_CheckChild0Type, MVT::v2f32,
/*60562*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60564*/     OPC_EmitInteger, MVT::i32, 14, 
/*60567*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60570*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->60602
/*60582*/     OPC_CheckChild0Type, MVT::v4f32,
/*60584*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60586*/     OPC_EmitInteger, MVT::i32, 14, 
/*60589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->60653
/*60606*/   OPC_RecordChild0, // #0 = $Vm
/*60607*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->60630
/*60610*/     OPC_CheckChild0Type, MVT::v2f32,
/*60612*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60614*/     OPC_EmitInteger, MVT::i32, 14, 
/*60617*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60620*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->60652
/*60632*/     OPC_CheckChild0Type, MVT::v4f32,
/*60634*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60636*/     OPC_EmitInteger, MVT::i32, 14, 
/*60639*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60642*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->60816
/*60657*/   OPC_RecordChild0, // #0 = $Vm
/*60658*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->60679
/*60661*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60663*/     OPC_EmitInteger, MVT::i32, 14, 
/*60666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->60699
/*60681*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60683*/     OPC_EmitInteger, MVT::i32, 14, 
/*60686*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->60719
/*60701*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60703*/     OPC_EmitInteger, MVT::i32, 14, 
/*60706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60739
/*60721*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60723*/     OPC_EmitInteger, MVT::i32, 14, 
/*60726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->60759
/*60741*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60743*/     OPC_EmitInteger, MVT::i32, 14, 
/*60746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->60779
/*60761*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60763*/     OPC_EmitInteger, MVT::i32, 14, 
/*60766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->60797
/*60781*/     OPC_EmitInteger, MVT::i32, 14, 
/*60784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->60815
/*60799*/     OPC_EmitInteger, MVT::i32, 14, 
/*60802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->60902
/*60819*/   OPC_RecordChild0, // #0 = $Vm
/*60820*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->60841
/*60823*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60825*/     OPC_EmitInteger, MVT::i32, 14, 
/*60828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->60861
/*60843*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60845*/     OPC_EmitInteger, MVT::i32, 14, 
/*60848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60881
/*60863*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60865*/     OPC_EmitInteger, MVT::i32, 14, 
/*60868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->60901
/*60883*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60885*/     OPC_EmitInteger, MVT::i32, 14, 
/*60888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->60948
/*60905*/   OPC_RecordChild0, // #0 = $Vm
/*60906*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->60927
/*60909*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60911*/     OPC_EmitInteger, MVT::i32, 14, 
/*60914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60947
/*60929*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*60931*/     OPC_EmitInteger, MVT::i32, 14, 
/*60934*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60937*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->61275
/*60952*/   OPC_RecordChild0, // #0 = $src
/*60953*/   OPC_Scope, 116|128,1/*244*/, /*->61200*/ // 3 children in Scope
/*60956*/     OPC_CheckChild0Type, MVT::i32,
/*60958*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->60989
/*60961*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*60968*/       OPC_EmitInteger, MVT::i32, 0, 
/*60971*/       OPC_EmitInteger, MVT::i32, 14, 
/*60974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->61019
/*60991*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*60998*/       OPC_EmitInteger, MVT::i32, 0, 
/*61001*/       OPC_EmitInteger, MVT::i32, 14, 
/*61004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->61049
/*61021*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*61028*/       OPC_EmitInteger, MVT::i32, 0, 
/*61031*/       OPC_EmitInteger, MVT::i32, 14, 
/*61034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->61099
/*61051*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*61058*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*61065*/       OPC_EmitInteger, MVT::i32, 0, 
/*61068*/       OPC_EmitInteger, MVT::i32, 14, 
/*61071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61074*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*61086*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*61089*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->61149
/*61101*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*61108*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*61115*/       OPC_EmitInteger, MVT::i32, 0, 
/*61118*/       OPC_EmitInteger, MVT::i32, 14, 
/*61121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61124*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*61136*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*61139*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->61199
/*61151*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*61158*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*61165*/       OPC_EmitInteger, MVT::i32, 0, 
/*61168*/       OPC_EmitInteger, MVT::i32, 14, 
/*61171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61174*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*61186*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*61189*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*61200*/   /*Scope*/ 48, /*->61249*/
/*61201*/     OPC_CheckChild0Type, MVT::f32,
/*61203*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->61226
/*61206*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*61213*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61216*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->61248
/*61228*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*61235*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61238*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*61249*/   /*Scope*/ 24, /*->61274*/
/*61250*/     OPC_CheckChild0Type, MVT::f64,
/*61252*/     OPC_CheckType, MVT::v2f64,
/*61254*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*61261*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*61264*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*61274*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->61322
/*61278*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*61279*/   OPC_RecordChild1, // #1 = $amt
/*61280*/   OPC_MoveChild, 1,
/*61282*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->61304
/*61286*/     OPC_MoveParent,
/*61287*/     OPC_EmitMergeInputChains1_0,
/*61288*/     OPC_EmitInteger, MVT::i32, 14, 
/*61291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->61321
/*61307*/     OPC_MoveParent,
/*61308*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61310*/     OPC_EmitMergeInputChains1_0,
/*61311*/     OPC_EmitConvertToTarget, 1,
/*61313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 92|128,1/*220*/,  TARGET_VAL(ARMISD::CALL),// ->61546
/*61326*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*61327*/   OPC_CaptureGlueInput,
/*61328*/   OPC_RecordChild1, // #1 = $func
/*61329*/   OPC_Scope, 16|128,1/*144*/, /*->61476*/ // 2 children in Scope
/*61332*/     OPC_MoveChild, 1,
/*61334*/     OPC_SwitchOpcode /*2 cases */, 67,  TARGET_VAL(ISD::TargetGlobalAddress),// ->61405
/*61338*/       OPC_MoveParent,
/*61339*/       OPC_Scope, 11, /*->61352*/ // 4 children in Scope
/*61341*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*61343*/         OPC_EmitMergeInputChains1_0,
/*61344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*61352*/       /*Scope*/ 11, /*->61364*/
/*61353*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*61355*/         OPC_EmitMergeInputChains1_0,
/*61356*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*61364*/       /*Scope*/ 19, /*->61384*/
/*61365*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*61367*/         OPC_EmitMergeInputChains1_0,
/*61368*/         OPC_EmitInteger, MVT::i32, 14, 
/*61371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*61384*/       /*Scope*/ 19, /*->61404*/
/*61385*/         OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*61387*/         OPC_EmitMergeInputChains1_0,
/*61388*/         OPC_EmitInteger, MVT::i32, 14, 
/*61391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*61404*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 67,  TARGET_VAL(ISD::TargetExternalSymbol),// ->61475
/*61408*/       OPC_MoveParent,
/*61409*/       OPC_Scope, 11, /*->61422*/ // 4 children in Scope
/*61411*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*61413*/         OPC_EmitMergeInputChains1_0,
/*61414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*61422*/       /*Scope*/ 11, /*->61434*/
/*61423*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*61425*/         OPC_EmitMergeInputChains1_0,
/*61426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*61434*/       /*Scope*/ 19, /*->61454*/
/*61435*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*61437*/         OPC_EmitMergeInputChains1_0,
/*61438*/         OPC_EmitInteger, MVT::i32, 14, 
/*61441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*61454*/       /*Scope*/ 19, /*->61474*/
/*61455*/         OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*61457*/         OPC_EmitMergeInputChains1_0,
/*61458*/         OPC_EmitInteger, MVT::i32, 14, 
/*61461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*61474*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*61476*/   /*Scope*/ 68, /*->61545*/
/*61477*/     OPC_CheckChild1Type, MVT::i32,
/*61479*/     OPC_Scope, 11, /*->61492*/ // 4 children in Scope
/*61481*/       OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*61483*/       OPC_EmitMergeInputChains1_0,
/*61484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*61492*/     /*Scope*/ 11, /*->61504*/
/*61493*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*61495*/       OPC_EmitMergeInputChains1_0,
/*61496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*61504*/     /*Scope*/ 19, /*->61524*/
/*61505*/       OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*61507*/       OPC_EmitMergeInputChains1_0,
/*61508*/       OPC_EmitInteger, MVT::i32, 14, 
/*61511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*61524*/     /*Scope*/ 19, /*->61544*/
/*61525*/       OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*61527*/       OPC_EmitMergeInputChains1_0,
/*61528*/       OPC_EmitInteger, MVT::i32, 14, 
/*61531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*61544*/     0, /*End of Scope*/
/*61545*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(ARMISD::CALL_PRED),// ->61648
/*61549*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*61550*/   OPC_CaptureGlueInput,
/*61551*/   OPC_RecordChild1, // #1 = $func
/*61552*/   OPC_Scope, 48, /*->61602*/ // 2 children in Scope
/*61554*/     OPC_MoveChild, 1,
/*61556*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*61559*/     OPC_MoveParent,
/*61560*/     OPC_Scope, 19, /*->61581*/ // 2 children in Scope
/*61562*/       OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*61564*/       OPC_EmitMergeInputChains1_0,
/*61565*/       OPC_EmitInteger, MVT::i32, 14, 
/*61568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*61581*/     /*Scope*/ 19, /*->61601*/
/*61582*/       OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*61584*/       OPC_EmitMergeInputChains1_0,
/*61585*/       OPC_EmitInteger, MVT::i32, 14, 
/*61588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*61601*/     0, /*End of Scope*/
/*61602*/   /*Scope*/ 44, /*->61647*/
/*61603*/     OPC_CheckChild1Type, MVT::i32,
/*61605*/     OPC_Scope, 19, /*->61626*/ // 2 children in Scope
/*61607*/       OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*61609*/       OPC_EmitMergeInputChains1_0,
/*61610*/       OPC_EmitInteger, MVT::i32, 14, 
/*61613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*61626*/     /*Scope*/ 19, /*->61646*/
/*61627*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*61629*/       OPC_EmitMergeInputChains1_0,
/*61630*/       OPC_EmitInteger, MVT::i32, 14, 
/*61633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9_pred:i32 GPR:i32:$func)
/*61646*/     0, /*End of Scope*/
/*61647*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->61689
/*61651*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*61652*/   OPC_RecordChild1, // #1 = $opt
/*61653*/   OPC_MoveChild, 1,
/*61655*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61658*/   OPC_CheckType, MVT::i32,
/*61660*/   OPC_MoveParent,
/*61661*/   OPC_Scope, 12, /*->61675*/ // 2 children in Scope
/*61663*/     OPC_CheckPatternPredicate, 44, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*61665*/     OPC_EmitMergeInputChains1_0,
/*61666*/     OPC_EmitConvertToTarget, 1,
/*61668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*61675*/   /*Scope*/ 12, /*->61688*/
/*61676*/     OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*61678*/     OPC_EmitMergeInputChains1_0,
/*61679*/     OPC_EmitConvertToTarget, 1,
/*61681*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*61688*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103,  TARGET_VAL(ARMISD::TC_RETURN),// ->61795
/*61692*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*61693*/   OPC_CaptureGlueInput,
/*61694*/   OPC_RecordChild1, // #1 = $dst
/*61695*/   OPC_Scope, 68, /*->61765*/ // 2 children in Scope
/*61697*/     OPC_MoveChild, 1,
/*61699*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_VAL(ISD::TargetGlobalAddress),// ->61732
/*61703*/       OPC_CheckType, MVT::i32,
/*61705*/       OPC_MoveParent,
/*61706*/       OPC_Scope, 11, /*->61719*/ // 2 children in Scope
/*61708*/         OPC_CheckPatternPredicate, 46, // (Subtarget->isTargetDarwin())
/*61710*/         OPC_EmitMergeInputChains1_0,
/*61711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*61719*/       /*Scope*/ 11, /*->61731*/
/*61720*/         OPC_CheckPatternPredicate, 47, // (!Subtarget->isTargetDarwin())
/*61722*/         OPC_EmitMergeInputChains1_0,
/*61723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*61731*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::TargetExternalSymbol),// ->61764
/*61735*/       OPC_CheckType, MVT::i32,
/*61737*/       OPC_MoveParent,
/*61738*/       OPC_Scope, 11, /*->61751*/ // 2 children in Scope
/*61740*/         OPC_CheckPatternPredicate, 46, // (Subtarget->isTargetDarwin())
/*61742*/         OPC_EmitMergeInputChains1_0,
/*61743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*61751*/       /*Scope*/ 11, /*->61763*/
/*61752*/         OPC_CheckPatternPredicate, 47, // (!Subtarget->isTargetDarwin())
/*61754*/         OPC_EmitMergeInputChains1_0,
/*61755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*61763*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*61765*/   /*Scope*/ 28, /*->61794*/
/*61766*/     OPC_CheckChild1Type, MVT::i32,
/*61768*/     OPC_Scope, 11, /*->61781*/ // 2 children in Scope
/*61770*/       OPC_CheckPatternPredicate, 46, // (Subtarget->isTargetDarwin())
/*61772*/       OPC_EmitMergeInputChains1_0,
/*61773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*61781*/     /*Scope*/ 11, /*->61793*/
/*61782*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isTargetDarwin())
/*61784*/       OPC_EmitMergeInputChains1_0,
/*61785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*61793*/     0, /*End of Scope*/
/*61794*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::tCALL),// ->61946
/*61799*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*61800*/   OPC_CaptureGlueInput,
/*61801*/   OPC_RecordChild1, // #1 = $func
/*61802*/   OPC_Scope, 96, /*->61900*/ // 2 children in Scope
/*61804*/     OPC_MoveChild, 1,
/*61806*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::TargetGlobalAddress),// ->61853
/*61810*/       OPC_MoveParent,
/*61811*/       OPC_Scope, 19, /*->61832*/ // 2 children in Scope
/*61813*/         OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*61815*/         OPC_EmitMergeInputChains1_0,
/*61816*/         OPC_EmitInteger, MVT::i32, 14, 
/*61819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*61832*/       /*Scope*/ 19, /*->61852*/
/*61833*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*61835*/         OPC_EmitMergeInputChains1_0,
/*61836*/         OPC_EmitInteger, MVT::i32, 14, 
/*61839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*61852*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::TargetExternalSymbol),// ->61899
/*61856*/       OPC_MoveParent,
/*61857*/       OPC_Scope, 19, /*->61878*/ // 2 children in Scope
/*61859*/         OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*61861*/         OPC_EmitMergeInputChains1_0,
/*61862*/         OPC_EmitInteger, MVT::i32, 14, 
/*61865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*61878*/       /*Scope*/ 19, /*->61898*/
/*61879*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*61881*/         OPC_EmitMergeInputChains1_0,
/*61882*/         OPC_EmitInteger, MVT::i32, 14, 
/*61885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*61898*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*61900*/   /*Scope*/ 44, /*->61945*/
/*61901*/     OPC_CheckChild1Type, MVT::i32,
/*61903*/     OPC_Scope, 19, /*->61924*/ // 2 children in Scope
/*61905*/       OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*61907*/       OPC_EmitMergeInputChains1_0,
/*61908*/       OPC_EmitInteger, MVT::i32, 14, 
/*61911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*61924*/     /*Scope*/ 19, /*->61944*/
/*61925*/       OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*61927*/       OPC_EmitMergeInputChains1_0,
/*61928*/       OPC_EmitInteger, MVT::i32, 14, 
/*61931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*61944*/     0, /*End of Scope*/
/*61945*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->61972
/*61949*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*61950*/   OPC_Scope, 9, /*->61961*/ // 2 children in Scope
/*61952*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61954*/     OPC_EmitMergeInputChains1_0,
/*61955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*61961*/   /*Scope*/ 9, /*->61971*/
/*61962*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*61964*/     OPC_EmitMergeInputChains1_0,
/*61965*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*61971*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->62033
/*61975*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*61976*/   OPC_CaptureGlueInput,
/*61977*/   OPC_Scope, 17, /*->61996*/ // 3 children in Scope
/*61979*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*61981*/     OPC_EmitMergeInputChains1_0,
/*61982*/     OPC_EmitInteger, MVT::i32, 14, 
/*61985*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*61996*/   /*Scope*/ 17, /*->62014*/
/*61997*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*61999*/     OPC_EmitMergeInputChains1_0,
/*62000*/     OPC_EmitInteger, MVT::i32, 14, 
/*62003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*62014*/   /*Scope*/ 17, /*->62032*/
/*62015*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*62017*/     OPC_EmitMergeInputChains1_0,
/*62018*/     OPC_EmitInteger, MVT::i32, 14, 
/*62021*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62024*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*62032*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->62083
/*62036*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*62037*/   OPC_RecordChild1, // #1 = $dst
/*62038*/   OPC_CheckChild1Type, MVT::i32,
/*62040*/   OPC_Scope, 10, /*->62052*/ // 3 children in Scope
/*62042*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*62044*/     OPC_EmitMergeInputChains1_0,
/*62045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*62052*/   /*Scope*/ 10, /*->62063*/
/*62053*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62055*/     OPC_EmitMergeInputChains1_0,
/*62056*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*62063*/   /*Scope*/ 18, /*->62082*/
/*62064*/     OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb())
/*62066*/     OPC_EmitMergeInputChains1_0,
/*62067*/     OPC_EmitInteger, MVT::i32, 14, 
/*62070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*62082*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->62165
/*62086*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*62087*/   OPC_CaptureGlueInput,
/*62088*/   OPC_RecordChild1, // #1 = $func
/*62089*/   OPC_CheckChild1Type, MVT::i32,
/*62091*/   OPC_Scope, 11, /*->62104*/ // 6 children in Scope
/*62093*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*62095*/     OPC_EmitMergeInputChains1_0,
/*62096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*62104*/   /*Scope*/ 11, /*->62116*/
/*62105*/     OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*62107*/     OPC_EmitMergeInputChains1_0,
/*62108*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*62116*/   /*Scope*/ 11, /*->62128*/
/*62117*/     OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*62119*/     OPC_EmitMergeInputChains1_0,
/*62120*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9_CALL:i32 tGPR:i32:$func)
/*62128*/   /*Scope*/ 11, /*->62140*/
/*62129*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*62131*/     OPC_EmitMergeInputChains1_0,
/*62132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9_CALL:i32 tGPR:i32:$func)
/*62140*/   /*Scope*/ 11, /*->62152*/
/*62141*/     OPC_CheckPatternPredicate, 56, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin())
/*62143*/     OPC_EmitMergeInputChains1_0,
/*62144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*62152*/   /*Scope*/ 11, /*->62164*/
/*62153*/     OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin())
/*62155*/     OPC_EmitMergeInputChains1_0,
/*62156*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9_CALL:i32 tGPR:i32:$func)
/*62164*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::BR),// ->62211
/*62168*/   OPC_RecordNode,   // #0 = 'br' chained node
/*62169*/   OPC_RecordChild1, // #1 = $target
/*62170*/   OPC_MoveChild, 1,
/*62172*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62175*/   OPC_MoveParent,
/*62176*/   OPC_Scope, 10, /*->62188*/ // 3 children in Scope
/*62178*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62180*/     OPC_EmitMergeInputChains1_0,
/*62181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*62188*/   /*Scope*/ 10, /*->62199*/
/*62189*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62191*/     OPC_EmitMergeInputChains1_0,
/*62192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*62199*/   /*Scope*/ 10, /*->62210*/
/*62200*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62202*/     OPC_EmitMergeInputChains1_0,
/*62203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*62210*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->62249
/*62214*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*62215*/   OPC_RecordChild1, // #1 = $src
/*62216*/   OPC_CheckChild1Type, MVT::i32,
/*62218*/   OPC_RecordChild2, // #2 = $scratch
/*62219*/   OPC_CheckChild2Type, MVT::i32,
/*62221*/   OPC_Scope, 12, /*->62235*/ // 2 children in Scope
/*62223*/     OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*62225*/     OPC_EmitMergeInputChains1_0,
/*62226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62235*/   /*Scope*/ 12, /*->62248*/
/*62236*/     OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*62238*/     OPC_EmitMergeInputChains1_0,
/*62239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62248*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::EH_SJLJ_DISPATCHSETUP),// ->62266
/*62252*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_dispatchsetup' chained node
/*62253*/   OPC_RecordChild1, // #1 = $src
/*62254*/   OPC_CheckChild1Type, MVT::i32,
/*62256*/   OPC_CheckPatternPredicate, 46, // (Subtarget->isTargetDarwin())
/*62258*/   OPC_EmitMergeInputChains1_0,
/*62259*/   OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_dispatchsetup), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMeh_sjlj_dispatchsetup GPR:i32:$src) - Complexity = 3
            // Dst: (Int_eh_sjlj_dispatchsetup GPR:i32:$src)
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->62311
/*62269*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*62270*/   OPC_RecordChild1, // #1 = $zero
/*62271*/   OPC_CheckChild1Type, MVT::i32,
/*62273*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*62275*/   OPC_EmitMergeInputChains1_0,
/*62276*/   OPC_EmitInteger, MVT::i32, 15, 
/*62279*/   OPC_EmitInteger, MVT::i32, 0, 
/*62282*/   OPC_EmitInteger, MVT::i32, 7, 
/*62285*/   OPC_EmitInteger, MVT::i32, 10, 
/*62288*/   OPC_EmitInteger, MVT::i32, 5, 
/*62291*/   OPC_EmitInteger, MVT::i32, 14, 
/*62294*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62297*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->62361
/*62314*/   OPC_RecordChild0, // #0 = $Dd
/*62315*/   OPC_Scope, 21, /*->62338*/ // 2 children in Scope
/*62317*/     OPC_CheckChild0Type, MVT::f64,
/*62319*/     OPC_RecordChild1, // #1 = $Dm
/*62320*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62322*/     OPC_EmitInteger, MVT::i32, 14, 
/*62325*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62328*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*62338*/   /*Scope*/ 21, /*->62360*/
/*62339*/     OPC_CheckChild0Type, MVT::f32,
/*62341*/     OPC_RecordChild1, // #1 = $Sm
/*62342*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62344*/     OPC_EmitInteger, MVT::i32, 14, 
/*62347*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62350*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*62360*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->62407
/*62364*/   OPC_RecordChild0, // #0 = $Dd
/*62365*/   OPC_Scope, 19, /*->62386*/ // 2 children in Scope
/*62367*/     OPC_CheckChild0Type, MVT::f64,
/*62369*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62371*/     OPC_EmitInteger, MVT::i32, 14, 
/*62374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*62386*/   /*Scope*/ 19, /*->62406*/
/*62387*/     OPC_CheckChild0Type, MVT::f32,
/*62389*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62391*/     OPC_EmitInteger, MVT::i32, 14, 
/*62394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*62406*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->62428
/*62410*/   OPC_CaptureGlueInput,
/*62411*/   OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2())
/*62413*/   OPC_EmitInteger, MVT::i32, 14, 
/*62416*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62419*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->62478
/*62431*/   OPC_RecordChild0, // #0 = $Vm
/*62432*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->62455
/*62435*/     OPC_CheckChild0Type, MVT::v2i32,
/*62437*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62439*/     OPC_EmitInteger, MVT::i32, 14, 
/*62442*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62445*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->62477
/*62457*/     OPC_CheckChild0Type, MVT::v4i32,
/*62459*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62461*/     OPC_EmitInteger, MVT::i32, 14, 
/*62464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->62528
/*62481*/   OPC_RecordChild0, // #0 = $Vm
/*62482*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->62505
/*62485*/     OPC_CheckChild0Type, MVT::v2i32,
/*62487*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62489*/     OPC_EmitInteger, MVT::i32, 14, 
/*62492*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62495*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->62527
/*62507*/     OPC_CheckChild0Type, MVT::v4i32,
/*62509*/     OPC_CheckPatternPredicate, 8, // (Subtarget->hasNEON())
/*62511*/     OPC_EmitInteger, MVT::i32, 14, 
/*62514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 62530 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 555
  // #OPC_RecordNode                     = 48
  // #OPC_RecordChild                    = 1817
  // #OPC_RecordMemRef                   = 18
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 1160
  // #OPC_MoveParent                     = 1670
  // #OPC_CheckSame                      = 33
  // #OPC_CheckPatternPredicate          = 1726
  // #OPC_CheckPredicate                 = 529
  // #OPC_CheckOpcode                    = 849
  // #OPC_SwitchOpcode                   = 47
  // #OPC_CheckType                      = 869
  // #OPC_SwitchType                     = 195
  // #OPC_CheckChildType                 = 1136
  // #OPC_CheckInteger                   = 260
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 282
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 4
  // #OPC_EmitInteger                    = 1855
  // #OPC_EmitStringInteger              = 90
  // #OPC_EmitRegister                   = 1982
  // #OPC_EmitConvertToTarget            = 681
  // #OPC_EmitMergeInputChains           = 291
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 193
  // #OPC_EmitNodeXForm                  = 157
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 68
  // #OPC_MorphNodeTo                    = 1936

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 8: return (Subtarget->hasNEON());
  case 9: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 10: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 11: return (Subtarget->hasVFP2());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 14: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 15: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 17: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 18: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 19: return (Subtarget->isThumb());
  case 20: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 21: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 22: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 23: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 25: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 26: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 27: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 28: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 29: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 30: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 31: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 32: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 33: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 34: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 35: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 36: return (!HonorSignDependentRoundingFPMath());
  case 37: return (Subtarget->hasVFP3());
  case 38: return (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 40: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 41: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 42: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 43: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 44: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 45: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 46: return (Subtarget->isTargetDarwin());
  case 47: return (!Subtarget->isTargetDarwin());
  case 48: return (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 49: return (Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 52: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 53: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 54: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 55: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 56: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin());
  case 57: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((uint32_t)N->getZExtValue())) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 14: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 15: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 1 && (int32_t)Imm < 16;

  }
  case 16: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 17: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 18: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 19: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm_sr
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm > 0 && Imm <= 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_adde_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 55: { // Predicate_adde_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 56: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 57: { // Predicate_sube_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 58: { // Predicate_sube_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 59: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 60: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 1 && (int32_t)Imm < 32;

  }
  case 61: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 62: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 63: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 64: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 65: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 66: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 67: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 68: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 69: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 70: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 71: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 72: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 73: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 76: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 77: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 78: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 79: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 80: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 81: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 82: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 83: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 84: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 85: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 86: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 87: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 88: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 89: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 90: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 91: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 92: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 93: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 94: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 95: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 97: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 98: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 99: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf64Imm(N->getValueAPF()) != -1;
    
  }
  case 100: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 3: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 5: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 6: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 7: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 8: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 9: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 10: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 12: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 13: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 14: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 17: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  }
}

