I 000051 55 1959          1518929632012 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 41 ))
	(_version v147)
	(_time 1518929632013 2018.02.18 18:53:52)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e3d6c3b6a6868293d68276739)
	(_entity
		(_time 1518929632010)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_entity (_inout ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(5)(5(1)))(_read(0)(1)(2)(5)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(4))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(3))(_sensitivity(0)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_model . Carry_arch 3 -1
	)
)
I 000051 55 1973          1518929731325 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 41 ))
	(_version v147)
	(_time 1518929731326 2018.02.18 18:55:31)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e7c782a7a7878392d78377729)
	(_entity
		(_time 1518929632009)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_entity (_inout ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(5)(5(1)))(_sensitivity(0))(_read(1)(2)(5)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(4))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(3))(_sensitivity(0)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_model . Carry_arch 3 -1
	)
)
I 000051 55 1973          1518929753893 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 41 ))
	(_version v147)
	(_time 1518929753894 2018.02.18 18:55:53)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 51545452510707465207480856)
	(_entity
		(_time 1518929632009)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_entity (_inout ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(5)(5(1)))(_sensitivity(0))(_read(1)(2)(5)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(4))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(3))(_sensitivity(0)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_model . Carry_arch 3 -1
	)
)
I 000051 55 2336          1518930403220 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 41 ))
	(_version v147)
	(_time 1518930403221 2018.02.18 19:06:43)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c1c69794c19797d6c2c1d898c6)
	(_entity
		(_time 1518930403218)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(5(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(5(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_target(5(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_target(4))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__49(_architecture 5 0 49 (_assignment (_simple)(_target(3))(_sensitivity(0)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 6 -1
	)
)
I 000051 55 4481          1518933467300 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 41 ))
	(_version v147)
	(_time 1518933467301 2018.02.18 19:57:47)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cf9d989a9d989fd9c89add96c8)
	(_entity
		(_time 1518933353766)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 65 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((PI)(PI))
			((GI)(GI))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(7(0)))(_sensitivity(1(0))(2(0))))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7(1)))(_sensitivity(1(1))(2(1))))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_target(7(2)))(_sensitivity(1(2))(2(2))))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_target(7(3)))(_sensitivity(1(3))(2(3))))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_target(8(0)))(_sensitivity(1(0))(2(0))))))
			(line__61(_architecture 5 0 61 (_assignment (_simple)(_target(8(1)))(_sensitivity(1(1))(2(1))))))
			(line__62(_architecture 6 0 62 (_assignment (_simple)(_target(8(2)))(_sensitivity(1(2))(2(2))))))
			(line__63(_architecture 7 0 63 (_assignment (_simple)(_target(8(3)))(_sensitivity(1(3))(2(3))))))
			(line__66(_architecture 8 0 66 (_assignment (_simple)(_target(5(0)))(_sensitivity(7(0))(0)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(5(1)))(_sensitivity(6(1))(7(1))))))
			(line__68(_architecture 10 0 68 (_assignment (_simple)(_target(5(2)))(_sensitivity(6(2))(7(2))))))
			(line__69(_architecture 11 0 69 (_assignment (_simple)(_target(5(3)))(_sensitivity(6(3))(7(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 12 -1
	)
)
I 000056 55 2650          1518933807783 TB_ARCHITECTURE
(_unit VHDL (adder_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518933807784 2018.02.18 20:03:27)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d4d381d48483c5d5d7c18ad4)
	(_entity
		(_time 1518933617502)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((GI)(GI))
			((PI)(PI))
			((s)(s))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 393 0 testbench_for_adder_ent
(_configuration VHDL (testbench_for_adder_ent 0 54 (adder_ent_tb))
	(_version v147)
	(_time 1518933807787 2018.02.18 20:03:27)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d5d681d58584c4d7d2c18987)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . adder_ent adder_arch
			)
		)
	)
)
I 000056 55 2652          1518933835253 TB_ARCHITECTURE
(_unit VHDL (adder_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518933835254 2018.02.18 20:03:55)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20217524247770362623327927)
	(_entity
		(_time 1518933617502)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((GI)(GI))
			((PI)(PI))
			((s)(s))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 393 0 testbench_for_adder_ent
(_configuration VHDL (testbench_for_adder_ent 0 55 (adder_ent_tb))
	(_version v147)
	(_time 1518933835270 2018.02.18 20:03:55)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30306035356667273431226a64)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . adder_ent adder_arch
			)
		)
	)
)
I 000056 55 2667          1518933959676 TB_ARCHITECTURE
(_unit VHDL (adder_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518933959677 2018.02.18 20:05:59)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26262422247176302025347f21)
	(_entity
		(_time 1518933617502)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((GI)(GI))
			((PI)(PI))
			((s)(s))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 )
		(33751810 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 393 0 testbench_for_adder_ent
(_configuration VHDL (testbench_for_adder_ent 0 55 (adder_ent_tb))
	(_version v147)
	(_time 1518933959680 2018.02.18 20:05:59)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26272122257071312227347c72)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . adder_ent adder_arch
			)
		)
	)
)
I 000056 55 2667          1518934435926 TB_ARCHITECTURE
(_unit VHDL (adder_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518934435927 2018.02.18 20:13:55)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d7868e84d7d096868392d987)
	(_entity
		(_time 1518933617502)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((GI)(GI))
			((PI)(PI))
			((s)(s))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 24 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33751811 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 393 0 testbench_for_adder_ent
(_configuration VHDL (testbench_for_adder_ent 0 55 (adder_ent_tb))
	(_version v147)
	(_time 1518934435930 2018.02.18 20:13:55)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d6838e85d6d797848192dad4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . adder_ent adder_arch
			)
		)
	)
)
I 000051 55 4679          1518976047292 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 40 ))
	(_version v147)
	(_time 1518976047293 2018.02.19 07:47:27)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30363935346760263763226937)
	(_entity
		(_time 1518976016441)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 49 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 50 (_entity (_in ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 66 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((PI)(PI))
			((GI)(GI))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__60(_architecture 3 0 60 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
			(line__61(_architecture 4 0 61 (_assignment (_simple)(_target(7(0)))(_sensitivity(1(0))(2(0))))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(7(1)))(_sensitivity(1(1))(2(1))))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(7(2)))(_sensitivity(1(2))(2(2))))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(7(3)))(_sensitivity(1(3))(2(3))))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(0)))))
			(line__68(_architecture 9 0 68 (_assignment (_simple)(_target(4(1)))(_sensitivity(5(1))(6(1))))))
			(line__69(_architecture 10 0 69 (_assignment (_simple)(_target(4(2)))(_sensitivity(5(2))(6(2))))))
			(line__70(_architecture 11 0 70 (_assignment (_simple)(_target(4(3)))(_sensitivity(5(3))(6(3))))))
			(line__71(_architecture 12 0 71 (_assignment (_simple)(_target(3))(_sensitivity(8)(9)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 13 -1
	)
)
I 000059 55 3303          1518979472964 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1518979472965 2018.02.19 08:44:32)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b5e2e3b4e0e7a1b3e6a5ece5)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA1 0 54 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((cout)(C(1)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 55 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((cout)(C(2)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 56 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((cout)(C(3)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 57 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((cout)(C(4)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2346          1518979714518 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518979714519 2018.02.19 08:48:34)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52020751540502445500400900)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1518979714523 2018.02.19 08:48:34)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52030251550405455653400806)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000059 55 3303          1518979936195 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1518979936196 2018.02.19 08:52:16)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3a396d3f6f6d6a2c3e6b286168)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA1 0 54 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((cout)(C(1)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 55 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((cout)(C(2)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 56 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((cout)(C(3)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 57 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((cout)(C(4)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2388          1518980051154 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518980051155 2018.02.19 08:54:11)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 43474241441413554411511811)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1518980051160 2018.02.19 08:54:11)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 53565750550504445752410907)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000051 55 2336          1518980496775 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 41 ))
	(_version v147)
	(_time 1518980496776 2018.02.19 09:01:36)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcafacacaeaaaaebfffce5a5fb)
	(_entity
		(_time 1518930403217)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(5(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(5(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_target(5(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_target(4))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__49(_architecture 5 0 49 (_assignment (_simple)(_target(3))(_sensitivity(0)(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 6 -1
	)
)
I 000051 55 4679          1518980499903 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 40 ))
	(_version v147)
	(_time 1518980499904 2018.02.19 09:01:39)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 31613934346661273662236836)
	(_entity
		(_time 1518976016441)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 49 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 50 (_entity (_in ))))
				(_port (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 66 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((PI)(PI))
			((GI)(GI))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__59(_architecture 2 0 59 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__60(_architecture 3 0 60 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
			(line__61(_architecture 4 0 61 (_assignment (_simple)(_target(7(0)))(_sensitivity(1(0))(2(0))))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(7(1)))(_sensitivity(1(1))(2(1))))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(7(2)))(_sensitivity(1(2))(2(2))))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(7(3)))(_sensitivity(1(3))(2(3))))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(0)))))
			(line__68(_architecture 9 0 68 (_assignment (_simple)(_target(4(1)))(_sensitivity(5(1))(6(1))))))
			(line__69(_architecture 10 0 69 (_assignment (_simple)(_target(4(2)))(_sensitivity(5(2))(6(2))))))
			(line__70(_architecture 11 0 70 (_assignment (_simple)(_target(4(3)))(_sensitivity(5(3))(6(3))))))
			(line__71(_architecture 12 0 71 (_assignment (_simple)(_target(3))(_sensitivity(8)(9)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 13 -1
	)
)
I 000059 55 3303          1518980503631 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1518980503632 2018.02.19 09:01:43)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7c1c192c49097d1c396d59c95)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA1 0 54 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((cout)(C(1)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 55 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((cout)(C(2)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 56 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((cout)(C(3)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 57 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((cout)(C(4)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 3303          1518980684534 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1518980684535 2018.02.19 09:04:44)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72272273742522647623602920)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA1 0 53 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((cout)(C(1)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 54 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((cout)(C(2)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 55 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((cout)(C(3)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 56 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((cout)(C(4)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2469          1518980837913 TB_ARCHITECTURE
(_unit VHDL (adder_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518980837914 2018.02.19 09:07:17)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9195919e94c6c187979783c896)
	(_entity
		(_time 1518933617502)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((cout)(cout))
			((s)(s))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 393 0 testbench_for_adder_ent
(_configuration VHDL (testbench_for_adder_ent 0 52 (adder_ent_tb))
	(_version v147)
	(_time 1518980837920 2018.02.19 09:07:17)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9194949e95c7c686959083cbc5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . adder_ent adder_arch
			)
		)
	)
)
I 000056 55 2156          1518981160953 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518981160954 2018.02.19 09:12:40)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 686e3f68643f387e6f677a333a)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 43 (addersixteen_ent_tb))
	(_version v147)
	(_time 1518981160957 2018.02.19 09:12:40)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77702576752120607376652d23)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
V 000056 55 2484          1518981249995 TB_ARCHITECTURE
(_unit VHDL (adder_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518981249996 2018.02.19 09:14:09)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f3f6c3a6d686f2939392d6638)
	(_entity
		(_time 1518933617502)
	)
	(_component
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~134 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((cout)(cout))
			((s)(s))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 26 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 )
		(33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000042 55 393 0 testbench_for_adder_ent
(_configuration VHDL (testbench_for_adder_ent 0 52 (adder_ent_tb))
	(_version v147)
	(_time 1518981250006 2018.02.19 09:14:10)
	(_source (\./src/TestBench/adder_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e4f184c1e1819594a4f5c141a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . adder_ent adder_arch
			)
		)
	)
)
I 000056 55 2344          1518982116573 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518982116574 2018.02.19 09:28:36)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 51065452540601475602430a03)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_simple)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 48 (addersixteen_ent_tb))
	(_version v147)
	(_time 1518982116588 2018.02.19 09:28:36)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60366060653637776461723a34)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2346          1518982136442 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518982136443 2018.02.19 09:28:56)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a4f4a4f4a3a4e2f3a6e6afa6)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1518982136446 2018.02.19 09:28:56)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a5f1a4f5a2a3e3f0f5e6aea0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1518982272233 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1518982272234 2018.02.19 09:31:12)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595f5c5a540e094f5e0b4b020b)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33751554 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1518982272237 2018.02.19 09:31:12)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595e595a550f0e4e5d584b030d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000053 55 1040          1519066753698 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 39 ))
	(_version v147)
	(_time 1519066753699 2018.02.20 08:59:13)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9691929994c1c680929084cc91)
	(_entity
		(_time 1519066753696)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 1 -1
	)
)
I 000051 55 1927          1519078519686 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 39 ))
	(_version v147)
	(_time 1519078519687 2018.02.20 12:15:19)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 767920777120206175726f2f71)
	(_entity
		(_time 1519078519643)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(3(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 4 -1
	)
)
I 000051 55 4962          1519078603106 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 39 ))
	(_version v147)
	(_time 1519078603107 2018.02.20 12:16:43)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54075157540304425252460d53)
	(_entity
		(_time 1519078570912)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 56 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 58 (_entity (_out ))))
			)
		)
		(adderone_ent
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 71 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation S1 0 72 (_component adderone_ent )
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((c)(cin))
			((s)(s(0)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S2 0 73 (_component adderone_ent )
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((c)(c(1)))
			((s)(s(1)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S3 0 74 (_component adderone_ent )
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((c)(c(2)))
			((s)(s(2)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S4 0 75 (_component adderone_ent )
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((c)(c(3)))
			((s)(s(3)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__63(_architecture 1 0 63 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__64(_architecture 2 0 64 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__65(_architecture 3 0 65 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__68(_architecture 6 0 68 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__69(_architecture 7 0 69 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 8 -1
	)
)
I 000059 55 9093          1519080812460 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1519080812461 2018.02.20 12:53:32)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3acf3f4a4f4f3b5a3a7b1f8f1)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_entity (_out ))))
			)
		)
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA0 0 104 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(gi))
			((P)(pi))
			((cout)(C))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation CLA1 0 105 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 106 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 107 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 108 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal gi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__67(_architecture 3 0 67 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__68(_architecture 4 0 68 (_assignment (_simple)(_target(5(4)))(_sensitivity(1(4))(2(4))))))
			(line__69(_architecture 5 0 69 (_assignment (_simple)(_target(5(5)))(_sensitivity(1(5))(2(5))))))
			(line__70(_architecture 6 0 70 (_assignment (_simple)(_target(5(6)))(_sensitivity(1(6))(2(6))))))
			(line__71(_architecture 7 0 71 (_assignment (_simple)(_target(5(7)))(_sensitivity(1(7))(2(7))))))
			(line__72(_architecture 8 0 72 (_assignment (_simple)(_target(5(8)))(_sensitivity(1(8))(2(8))))))
			(line__73(_architecture 9 0 73 (_assignment (_simple)(_target(5(9)))(_sensitivity(1(9))(2(9))))))
			(line__74(_architecture 10 0 74 (_assignment (_simple)(_target(5(10)))(_sensitivity(1(10))(2(10))))))
			(line__75(_architecture 11 0 75 (_assignment (_simple)(_target(5(11)))(_sensitivity(1(11))(2(11))))))
			(line__76(_architecture 12 0 76 (_assignment (_simple)(_target(5(12)))(_sensitivity(1(12))(2(12))))))
			(line__77(_architecture 13 0 77 (_assignment (_simple)(_target(5(13)))(_sensitivity(1(13))(2(13))))))
			(line__78(_architecture 14 0 78 (_assignment (_simple)(_target(5(14)))(_sensitivity(1(14))(2(14))))))
			(line__79(_architecture 15 0 79 (_assignment (_simple)(_target(5(15)))(_sensitivity(1(15))(2(15))))))
			(line__80(_architecture 16 0 80 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__81(_architecture 17 0 81 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__82(_architecture 18 0 82 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__83(_architecture 19 0 83 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
			(line__84(_architecture 20 0 84 (_assignment (_simple)(_target(6(4)))(_sensitivity(1(4))(2(4))))))
			(line__85(_architecture 21 0 85 (_assignment (_simple)(_target(6(5)))(_sensitivity(1(5))(2(5))))))
			(line__86(_architecture 22 0 86 (_assignment (_simple)(_target(6(6)))(_sensitivity(1(6))(2(6))))))
			(line__87(_architecture 23 0 87 (_assignment (_simple)(_target(6(7)))(_sensitivity(1(7))(2(7))))))
			(line__88(_architecture 24 0 88 (_assignment (_simple)(_target(6(8)))(_sensitivity(1(8))(2(8))))))
			(line__89(_architecture 25 0 89 (_assignment (_simple)(_target(6(9)))(_sensitivity(1(9))(2(9))))))
			(line__90(_architecture 26 0 90 (_assignment (_simple)(_target(6(10)))(_sensitivity(1(10))(2(10))))))
			(line__91(_architecture 27 0 91 (_assignment (_simple)(_target(6(11)))(_sensitivity(1(11))(2(11))))))
			(line__92(_architecture 28 0 92 (_assignment (_simple)(_target(6(12)))(_sensitivity(1(12))(2(12))))))
			(line__93(_architecture 29 0 93 (_assignment (_simple)(_target(6(13)))(_sensitivity(1(13))(2(13))))))
			(line__94(_architecture 30 0 94 (_assignment (_simple)(_target(6(14)))(_sensitivity(1(14))(2(14))))))
			(line__95(_architecture 31 0 95 (_assignment (_simple)(_target(6(15)))(_sensitivity(1(15))(2(15))))))
			(line__96(_architecture 32 0 96 (_assignment (_simple)(_target(7(0)))(_sensitivity(5(0))(5(1))(5(2))(5(3))))))
			(line__97(_architecture 33 0 97 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(4))(5(5))(5(6))(5(7))))))
			(line__98(_architecture 34 0 98 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(8))(5(9))(5(10))(5(11))))))
			(line__99(_architecture 35 0 99 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(12))(5(13))(5(14))(5(15))))))
			(line__100(_architecture 36 0 100 (_assignment (_simple)(_target(8(0)))(_sensitivity(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
			(line__101(_architecture 37 0 101 (_assignment (_simple)(_target(8(1)))(_sensitivity(5(5))(5(6))(5(7))(6(4))(6(5))(6(6))(6(7))))))
			(line__102(_architecture 38 0 102 (_assignment (_simple)(_target(8(2)))(_sensitivity(5(9))(5(10))(5(11))(6(8))(6(9))(6(10))(6(11))))))
			(line__103(_architecture 39 0 103 (_assignment (_simple)(_target(8(3)))(_sensitivity(5(13))(5(14))(5(15))(6(12))(6(13))(6(14))(6(15))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . addersixteent_arch 40 -1
	)
)
I 000056 55 2386          1519080917150 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519080917151 2018.02.20 12:55:17)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9396919c94c4c38594c081c8c1)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_simple)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 33686018 33686018 )
		(33686018 33686018 33686019 33686019 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 48 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519080917159 2018.02.20 12:55:17)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9397949c95c5c484979281c9c7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1519080929640 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519080929641 2018.02.20 12:55:29)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57575254540007415005450c05)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 33686018 33686018 )
		(33686018 33686018 33686019 33686019 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519080929656 2018.02.20 12:55:29)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 67666767653130706366753d33)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2346          1519081156732 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519081156733 2018.02.20 12:59:16)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d3f3e6d3d3a3d7b6a3f7f363f)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686019 33686019 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519081156762 2018.02.20 12:59:16)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8cdfda82dadadb9b888d9ed6d8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000053 55 1040          1519081284840 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 39 ))
	(_version v147)
	(_time 1519081284841 2018.02.20 13:01:24)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code da8f8d888f8d8accdedcc880dd)
	(_entity
		(_time 1519066753695)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 1 -1
	)
)
I 000051 55 1927          1519081291288 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 39 ))
	(_version v147)
	(_time 1519081291289 2018.02.20 13:01:31)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 10431a17114646071314094917)
	(_entity
		(_time 1519078519642)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(3(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 4 -1
	)
)
I 000051 55 4962          1519081294894 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 39 ))
	(_version v147)
	(_time 1519081294895 2018.02.20 13:01:34)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 29792f2d247e793f2f2f3b702e)
	(_entity
		(_time 1519078570912)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 56 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 58 (_entity (_out ))))
			)
		)
		(adderone_ent
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 71 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation S1 0 72 (_component adderone_ent )
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((c)(cin))
			((s)(s(0)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S2 0 73 (_component adderone_ent )
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((c)(c(1)))
			((s)(s(1)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S3 0 74 (_component adderone_ent )
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((c)(c(2)))
			((s)(s(2)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S4 0 75 (_component adderone_ent )
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((c)(c(3)))
			((s)(s(3)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal PI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal GI ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__63(_architecture 1 0 63 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__64(_architecture 2 0 64 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__65(_architecture 3 0 65 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__67(_architecture 5 0 67 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__68(_architecture 6 0 68 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__69(_architecture 7 0 69 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 8 -1
	)
)
I 000059 55 9093          1519081298129 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1519081298133 2018.02.20 13:01:38)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbcdc99e9d9c9bddcbcfd99099)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_entity (_out ))))
			)
		)
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA0 0 104 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(gi))
			((P)(pi))
			((cout)(C))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation CLA1 0 105 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 106 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 107 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 108 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal gi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__67(_architecture 3 0 67 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__68(_architecture 4 0 68 (_assignment (_simple)(_target(5(4)))(_sensitivity(1(4))(2(4))))))
			(line__69(_architecture 5 0 69 (_assignment (_simple)(_target(5(5)))(_sensitivity(1(5))(2(5))))))
			(line__70(_architecture 6 0 70 (_assignment (_simple)(_target(5(6)))(_sensitivity(1(6))(2(6))))))
			(line__71(_architecture 7 0 71 (_assignment (_simple)(_target(5(7)))(_sensitivity(1(7))(2(7))))))
			(line__72(_architecture 8 0 72 (_assignment (_simple)(_target(5(8)))(_sensitivity(1(8))(2(8))))))
			(line__73(_architecture 9 0 73 (_assignment (_simple)(_target(5(9)))(_sensitivity(1(9))(2(9))))))
			(line__74(_architecture 10 0 74 (_assignment (_simple)(_target(5(10)))(_sensitivity(1(10))(2(10))))))
			(line__75(_architecture 11 0 75 (_assignment (_simple)(_target(5(11)))(_sensitivity(1(11))(2(11))))))
			(line__76(_architecture 12 0 76 (_assignment (_simple)(_target(5(12)))(_sensitivity(1(12))(2(12))))))
			(line__77(_architecture 13 0 77 (_assignment (_simple)(_target(5(13)))(_sensitivity(1(13))(2(13))))))
			(line__78(_architecture 14 0 78 (_assignment (_simple)(_target(5(14)))(_sensitivity(1(14))(2(14))))))
			(line__79(_architecture 15 0 79 (_assignment (_simple)(_target(5(15)))(_sensitivity(1(15))(2(15))))))
			(line__80(_architecture 16 0 80 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__81(_architecture 17 0 81 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__82(_architecture 18 0 82 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__83(_architecture 19 0 83 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
			(line__84(_architecture 20 0 84 (_assignment (_simple)(_target(6(4)))(_sensitivity(1(4))(2(4))))))
			(line__85(_architecture 21 0 85 (_assignment (_simple)(_target(6(5)))(_sensitivity(1(5))(2(5))))))
			(line__86(_architecture 22 0 86 (_assignment (_simple)(_target(6(6)))(_sensitivity(1(6))(2(6))))))
			(line__87(_architecture 23 0 87 (_assignment (_simple)(_target(6(7)))(_sensitivity(1(7))(2(7))))))
			(line__88(_architecture 24 0 88 (_assignment (_simple)(_target(6(8)))(_sensitivity(1(8))(2(8))))))
			(line__89(_architecture 25 0 89 (_assignment (_simple)(_target(6(9)))(_sensitivity(1(9))(2(9))))))
			(line__90(_architecture 26 0 90 (_assignment (_simple)(_target(6(10)))(_sensitivity(1(10))(2(10))))))
			(line__91(_architecture 27 0 91 (_assignment (_simple)(_target(6(11)))(_sensitivity(1(11))(2(11))))))
			(line__92(_architecture 28 0 92 (_assignment (_simple)(_target(6(12)))(_sensitivity(1(12))(2(12))))))
			(line__93(_architecture 29 0 93 (_assignment (_simple)(_target(6(13)))(_sensitivity(1(13))(2(13))))))
			(line__94(_architecture 30 0 94 (_assignment (_simple)(_target(6(14)))(_sensitivity(1(14))(2(14))))))
			(line__95(_architecture 31 0 95 (_assignment (_simple)(_target(6(15)))(_sensitivity(1(15))(2(15))))))
			(line__96(_architecture 32 0 96 (_assignment (_simple)(_target(7(0)))(_sensitivity(5(0))(5(1))(5(2))(5(3))))))
			(line__97(_architecture 33 0 97 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(4))(5(5))(5(6))(5(7))))))
			(line__98(_architecture 34 0 98 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(8))(5(9))(5(10))(5(11))))))
			(line__99(_architecture 35 0 99 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(12))(5(13))(5(14))(5(15))))))
			(line__100(_architecture 36 0 100 (_assignment (_simple)(_target(8(0)))(_sensitivity(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
			(line__101(_architecture 37 0 101 (_assignment (_simple)(_target(8(1)))(_sensitivity(5(5))(5(6))(5(7))(6(4))(6(5))(6(6))(6(7))))))
			(line__102(_architecture 38 0 102 (_assignment (_simple)(_target(8(2)))(_sensitivity(5(9))(5(10))(5(11))(6(8))(6(9))(6(10))(6(11))))))
			(line__103(_architecture 39 0 103 (_assignment (_simple)(_target(8(3)))(_sensitivity(5(13))(5(14))(5(15))(6(12))(6(13))(6(14))(6(15))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . addersixteent_arch 40 -1
	)
)
I 000056 55 2388          1519081374085 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519081374086 2018.02.20 13:02:54)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7c782e7d2b2b2c6a7b2e6e272e)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686019 33686018 )
		(33686018 33686018 33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519081374117 2018.02.20 13:02:54)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9c99cb93cacacb8b989d8ec6c8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1519150717667 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519150717668 2018.02.21 08:18:37)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57050554540007415005450c05)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686019 33686018 )
		(33686018 33686019 33686274 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519150717696 2018.02.21 08:18:37)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76252177752021617277642c22)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1519150940224 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519150940225 2018.02.21 08:22:20)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9bbb9edb4eee9afbeebabe2eb)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686019 33686018 )
		(33686018 33686018 33686274 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519150940238 2018.02.21 08:22:20)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c9cacc9cc59f9edecdc8db939d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2346          1519151016537 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519151016538 2018.02.21 08:23:36)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2d28180d48582c4d580c08980)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519151016541 2018.02.21 08:23:36)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2d38480d58485c5d6d3c08886)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1519151108337 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519151108338 2018.02.21 08:25:08)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66346566643136706134743d34)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519151108351 2018.02.21 08:25:08)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76257077752021617277642c22)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000059 55 9093          1519151711117 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1519151711118 2018.02.21 08:35:11)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04020002045354120400165f56)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_entity (_out ))))
			)
		)
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA0 0 104 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(gi))
			((P)(pi))
			((cout)(C))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation CLA1 0 105 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 106 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 107 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 108 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal gi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__67(_architecture 3 0 67 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__68(_architecture 4 0 68 (_assignment (_simple)(_target(5(4)))(_sensitivity(1(4))(2(4))))))
			(line__69(_architecture 5 0 69 (_assignment (_simple)(_target(5(5)))(_sensitivity(1(5))(2(5))))))
			(line__70(_architecture 6 0 70 (_assignment (_simple)(_target(5(6)))(_sensitivity(1(6))(2(6))))))
			(line__71(_architecture 7 0 71 (_assignment (_simple)(_target(5(7)))(_sensitivity(1(7))(2(7))))))
			(line__72(_architecture 8 0 72 (_assignment (_simple)(_target(5(8)))(_sensitivity(1(8))(2(8))))))
			(line__73(_architecture 9 0 73 (_assignment (_simple)(_target(5(9)))(_sensitivity(1(9))(2(9))))))
			(line__74(_architecture 10 0 74 (_assignment (_simple)(_target(5(10)))(_sensitivity(1(10))(2(10))))))
			(line__75(_architecture 11 0 75 (_assignment (_simple)(_target(5(11)))(_sensitivity(1(11))(2(11))))))
			(line__76(_architecture 12 0 76 (_assignment (_simple)(_target(5(12)))(_sensitivity(1(12))(2(12))))))
			(line__77(_architecture 13 0 77 (_assignment (_simple)(_target(5(13)))(_sensitivity(1(13))(2(13))))))
			(line__78(_architecture 14 0 78 (_assignment (_simple)(_target(5(14)))(_sensitivity(1(14))(2(14))))))
			(line__79(_architecture 15 0 79 (_assignment (_simple)(_target(5(15)))(_sensitivity(1(15))(2(15))))))
			(line__80(_architecture 16 0 80 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__81(_architecture 17 0 81 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__82(_architecture 18 0 82 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__83(_architecture 19 0 83 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
			(line__84(_architecture 20 0 84 (_assignment (_simple)(_target(6(4)))(_sensitivity(1(4))(2(4))))))
			(line__85(_architecture 21 0 85 (_assignment (_simple)(_target(6(5)))(_sensitivity(1(5))(2(5))))))
			(line__86(_architecture 22 0 86 (_assignment (_simple)(_target(6(6)))(_sensitivity(1(6))(2(6))))))
			(line__87(_architecture 23 0 87 (_assignment (_simple)(_target(6(7)))(_sensitivity(1(7))(2(7))))))
			(line__88(_architecture 24 0 88 (_assignment (_simple)(_target(6(8)))(_sensitivity(1(8))(2(8))))))
			(line__89(_architecture 25 0 89 (_assignment (_simple)(_target(6(9)))(_sensitivity(1(9))(2(9))))))
			(line__90(_architecture 26 0 90 (_assignment (_simple)(_target(6(10)))(_sensitivity(1(10))(2(10))))))
			(line__91(_architecture 27 0 91 (_assignment (_simple)(_target(6(11)))(_sensitivity(1(11))(2(11))))))
			(line__92(_architecture 28 0 92 (_assignment (_simple)(_target(6(12)))(_sensitivity(1(12))(2(12))))))
			(line__93(_architecture 29 0 93 (_assignment (_simple)(_target(6(13)))(_sensitivity(1(13))(2(13))))))
			(line__94(_architecture 30 0 94 (_assignment (_simple)(_target(6(14)))(_sensitivity(1(14))(2(14))))))
			(line__95(_architecture 31 0 95 (_assignment (_simple)(_target(6(15)))(_sensitivity(1(15))(2(15))))))
			(line__96(_architecture 32 0 96 (_assignment (_simple)(_target(7(0)))(_sensitivity(5(0))(5(1))(5(2))(5(3))))))
			(line__97(_architecture 33 0 97 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(4))(5(5))(5(6))(5(7))))))
			(line__98(_architecture 34 0 98 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(8))(5(9))(5(10))(5(11))))))
			(line__99(_architecture 35 0 99 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(12))(5(13))(5(14))(5(15))))))
			(line__100(_architecture 36 0 100 (_assignment (_simple)(_target(8(0)))(_sensitivity(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
			(line__101(_architecture 37 0 101 (_assignment (_simple)(_target(8(1)))(_sensitivity(5(5))(5(6))(5(7))(6(4))(6(5))(6(6))(6(7))))))
			(line__102(_architecture 38 0 102 (_assignment (_simple)(_target(8(2)))(_sensitivity(5(9))(5(10))(5(11))(6(8))(6(9))(6(10))(6(11))))))
			(line__103(_architecture 39 0 103 (_assignment (_simple)(_target(8(3)))(_sensitivity(5(13))(5(14))(5(15))(6(12))(6(13))(6(14))(6(15))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . addersixteent_arch 40 -1
	)
)
I 000056 55 2388          1519151715385 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519151715386 2018.02.21 08:35:15)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adaaa9fafdfafdbbaaffbff6ff)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519151715389 2018.02.21 08:35:15)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adabacfafcfbfabaa9acbff7f9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000051 55 1927          1519151763447 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 39 ))
	(_version v147)
	(_time 1519151763448 2018.02.21 08:36:03)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6c3e6e6c3e3a3a7b6f6875356b)
	(_entity
		(_time 1519078519642)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(3(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 4 -1
	)
)
I 000059 55 9093          1519151763554 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1519151763555 2018.02.21 08:36:03)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d98bd98bd48e89cfd9ddcb828b)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_entity (_out ))))
			)
		)
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA0 0 104 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(gi))
			((P)(pi))
			((cout)(C))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation CLA1 0 105 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((s)(s(d_3_0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 106 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((s)(s(d_7_4)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 107 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((s)(s(d_11_8)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 108 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((s)(s(d_15_12)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal gi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__67(_architecture 3 0 67 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__68(_architecture 4 0 68 (_assignment (_simple)(_target(5(4)))(_sensitivity(1(4))(2(4))))))
			(line__69(_architecture 5 0 69 (_assignment (_simple)(_target(5(5)))(_sensitivity(1(5))(2(5))))))
			(line__70(_architecture 6 0 70 (_assignment (_simple)(_target(5(6)))(_sensitivity(1(6))(2(6))))))
			(line__71(_architecture 7 0 71 (_assignment (_simple)(_target(5(7)))(_sensitivity(1(7))(2(7))))))
			(line__72(_architecture 8 0 72 (_assignment (_simple)(_target(5(8)))(_sensitivity(1(8))(2(8))))))
			(line__73(_architecture 9 0 73 (_assignment (_simple)(_target(5(9)))(_sensitivity(1(9))(2(9))))))
			(line__74(_architecture 10 0 74 (_assignment (_simple)(_target(5(10)))(_sensitivity(1(10))(2(10))))))
			(line__75(_architecture 11 0 75 (_assignment (_simple)(_target(5(11)))(_sensitivity(1(11))(2(11))))))
			(line__76(_architecture 12 0 76 (_assignment (_simple)(_target(5(12)))(_sensitivity(1(12))(2(12))))))
			(line__77(_architecture 13 0 77 (_assignment (_simple)(_target(5(13)))(_sensitivity(1(13))(2(13))))))
			(line__78(_architecture 14 0 78 (_assignment (_simple)(_target(5(14)))(_sensitivity(1(14))(2(14))))))
			(line__79(_architecture 15 0 79 (_assignment (_simple)(_target(5(15)))(_sensitivity(1(15))(2(15))))))
			(line__80(_architecture 16 0 80 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__81(_architecture 17 0 81 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__82(_architecture 18 0 82 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__83(_architecture 19 0 83 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
			(line__84(_architecture 20 0 84 (_assignment (_simple)(_target(6(4)))(_sensitivity(1(4))(2(4))))))
			(line__85(_architecture 21 0 85 (_assignment (_simple)(_target(6(5)))(_sensitivity(1(5))(2(5))))))
			(line__86(_architecture 22 0 86 (_assignment (_simple)(_target(6(6)))(_sensitivity(1(6))(2(6))))))
			(line__87(_architecture 23 0 87 (_assignment (_simple)(_target(6(7)))(_sensitivity(1(7))(2(7))))))
			(line__88(_architecture 24 0 88 (_assignment (_simple)(_target(6(8)))(_sensitivity(1(8))(2(8))))))
			(line__89(_architecture 25 0 89 (_assignment (_simple)(_target(6(9)))(_sensitivity(1(9))(2(9))))))
			(line__90(_architecture 26 0 90 (_assignment (_simple)(_target(6(10)))(_sensitivity(1(10))(2(10))))))
			(line__91(_architecture 27 0 91 (_assignment (_simple)(_target(6(11)))(_sensitivity(1(11))(2(11))))))
			(line__92(_architecture 28 0 92 (_assignment (_simple)(_target(6(12)))(_sensitivity(1(12))(2(12))))))
			(line__93(_architecture 29 0 93 (_assignment (_simple)(_target(6(13)))(_sensitivity(1(13))(2(13))))))
			(line__94(_architecture 30 0 94 (_assignment (_simple)(_target(6(14)))(_sensitivity(1(14))(2(14))))))
			(line__95(_architecture 31 0 95 (_assignment (_simple)(_target(6(15)))(_sensitivity(1(15))(2(15))))))
			(line__96(_architecture 32 0 96 (_assignment (_simple)(_target(7(0)))(_sensitivity(5(0))(5(1))(5(2))(5(3))))))
			(line__97(_architecture 33 0 97 (_assignment (_simple)(_target(7(1)))(_sensitivity(5(4))(5(5))(5(6))(5(7))))))
			(line__98(_architecture 34 0 98 (_assignment (_simple)(_target(7(2)))(_sensitivity(5(8))(5(9))(5(10))(5(11))))))
			(line__99(_architecture 35 0 99 (_assignment (_simple)(_target(7(3)))(_sensitivity(5(12))(5(13))(5(14))(5(15))))))
			(line__100(_architecture 36 0 100 (_assignment (_simple)(_target(8(0)))(_sensitivity(5(1))(5(2))(5(3))(6(0))(6(1))(6(2))(6(3))))))
			(line__101(_architecture 37 0 101 (_assignment (_simple)(_target(8(1)))(_sensitivity(5(5))(5(6))(5(7))(6(4))(6(5))(6(6))(6(7))))))
			(line__102(_architecture 38 0 102 (_assignment (_simple)(_target(8(2)))(_sensitivity(5(9))(5(10))(5(11))(6(8))(6(9))(6(10))(6(11))))))
			(line__103(_architecture 39 0 103 (_assignment (_simple)(_target(8(3)))(_sensitivity(5(13))(5(14))(5(15))(6(12))(6(13))(6(14))(6(15))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . addersixteent_arch 40 -1
	)
)
I 000053 55 1040          1519151763651 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 39 ))
	(_version v147)
	(_time 1519151763652 2018.02.21 08:36:03)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37653432346067213331256d30)
	(_entity
		(_time 1519066753695)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 1 -1
	)
)
I 000056 55 2388          1519151763729 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519151763730 2018.02.21 08:36:03)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 85d7868b84d2d59382d797ded7)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519151763733 2018.02.21 08:36:03)
	(_source (\./src/testbench/addersixteen_ent_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 85d6838b85d3d292818497dfd1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000051 55 4780          1519151772594 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 39 ))
	(_version v147)
	(_time 1519151772595 2018.02.21 08:36:12)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20702424247770362771327927)
	(_entity
		(_time 1519078570912)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 56 (_entity (_out ))))
			)
		)
		(adderone_ent
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 69 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation S1 0 70 (_component adderone_ent )
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((c)(cin))
			((s)(s(0)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S2 0 71 (_component adderone_ent )
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((c)(c(1)))
			((s)(s(1)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S3 0 72 (_component adderone_ent )
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((c)(c(2)))
			((s)(s(2)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S4 0 73 (_component adderone_ent )
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((c)(c(3)))
			((s)(s(3)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(5(0)))(_sensitivity(1(0))(2(0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(5(1)))(_sensitivity(1(1))(2(1))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(5(2)))(_sensitivity(1(2))(2(2))))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(5(3)))(_sensitivity(1(3))(2(3))))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(6(0)))(_sensitivity(1(0))(2(0))))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(6(1)))(_sensitivity(1(1))(2(1))))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_target(6(2)))(_sensitivity(1(2))(2(2))))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_target(6(3)))(_sensitivity(1(3))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 8 -1
	)
)
I 000051 55 1927          1519151776155 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 39 ))
	(_version v147)
	(_time 1519151776156 2018.02.21 08:36:16)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b0d0b0d585d5d1c080f12520c)
	(_entity
		(_time 1519078519642)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(3(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 4 -1
	)
)
I 000053 55 1040          1519151779735 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 39 ))
	(_version v147)
	(_time 1519151779736 2018.02.21 08:36:19)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05020503045255130103175f02)
	(_entity
		(_time 1519066753695)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 1 -1
	)
)
I 000056 55 2388          1519151782407 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1519151782408 2018.02.21 08:36:22)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75722674742225637227672e27)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1519151782411 2018.02.21 08:36:22)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75732374752322627174672f21)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000053 55 1390          1520204919448 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 41 ))
	(_version v147)
	(_time 1520204919449 2018.03.05 13:08:39)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8486808a84d3d492808696de83)
	(_entity
		(_time 1520204919446)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 3 -1
	)
)
I 000051 55 5483          1520204971251 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 41 ))
	(_version v147)
	(_time 1520204971252 2018.03.05 13:09:31)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8eebfbbe4bfb8feeeeafab1ef)
	(_entity
		(_time 1520204971249)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 60 (_entity (_out ))))
			)
		)
		(adderone_ent
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 73 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation S1 0 74 (_component adderone_ent )
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((c)(cin))
			((p)(P(0)))
			((g)(G(0)))
			((s)(s(0)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S2 0 75 (_component adderone_ent )
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((c)(c(1)))
			((p)(P(1)))
			((g)(G(1)))
			((s)(s(1)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S3 0 76 (_component adderone_ent )
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((c)(c(2)))
			((p)(P(2)))
			((g)(G(2)))
			((s)(s(2)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S4 0 77 (_component adderone_ent )
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((c)(c(3)))
			((p)(P(3)))
			((g)(G(3)))
			((s)(s(3)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_port (_internal gi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal pi ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(7(0)))(_sensitivity(1(0))(2(0))))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(7(1)))(_sensitivity(1(1))(2(1))))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(7(2)))(_sensitivity(1(2))(2(2))))))
			(line__67(_architecture 3 0 67 (_assignment (_simple)(_target(7(3)))(_sensitivity(1(3))(2(3))))))
			(line__68(_architecture 4 0 68 (_assignment (_simple)(_target(8(0)))(_sensitivity(1(0))(2(0))))))
			(line__69(_architecture 5 0 69 (_assignment (_simple)(_target(8(1)))(_sensitivity(1(1))(2(1))))))
			(line__70(_architecture 6 0 70 (_assignment (_simple)(_target(8(2)))(_sensitivity(1(2))(2(2))))))
			(line__71(_architecture 7 0 71 (_assignment (_simple)(_target(8(3)))(_sensitivity(1(3))(2(3))))))
			(line__78(_architecture 8 0 78 (_assignment (_simple)(_target(5))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
			(line__79(_architecture 9 0 79 (_assignment (_simple)(_target(4))(_sensitivity(7(1))(7(2))(7(3))(8(0))(8(1))(8(2))(8(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 10 -1
	)
)
I 000051 55 1927          1520204985398 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 39 ))
	(_version v147)
	(_time 1520204985399 2018.03.05 13:09:45)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 252721212173733226213c7c22)
	(_entity
		(_time 1519078519642)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(3(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 4 -1
	)
)
V 000051 55 4666          1520205007736 adder_arch
(_unit VHDL (adder_ent 0 28 (adder_arch 0 41 ))
	(_version v147)
	(_time 1520205007737 2018.03.05 13:10:07)
	(_source (\./src/Adderfourbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5d52095e0d0a0d4b5a0f4f045a)
	(_entity
		(_time 1520204971248)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~136 0 60 (_entity (_out ))))
			)
		)
		(adderone_ent
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation CAHA 0 66 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(G))
			((P)(P))
			((cout)(c))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation S1 0 67 (_component adderone_ent )
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((c)(cin))
			((p)(P(0)))
			((g)(G(0)))
			((s)(s(0)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S2 0 68 (_component adderone_ent )
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((c)(c(1)))
			((p)(P(1)))
			((g)(G(1)))
			((s)(s(1)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S3 0 69 (_component adderone_ent )
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((c)(c(2)))
			((p)(P(2)))
			((g)(G(2)))
			((s)(s(2)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation S4 0 70 (_component adderone_ent )
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((c)(c(3)))
			((p)(P(3)))
			((g)(G(3)))
			((s)(s(3)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_port (_internal gi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal pi ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{4~downto~1}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~136 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(5))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(4))(_sensitivity(7(1))(7(2))(7(3))(8(0))(8(1))(8(2))(8(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . adder_arch 2 -1
	)
)
I 000059 55 5004          1520205517194 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1520205517195 2018.03.05 13:18:37)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7a7f7b2f2d2a6c7d28682128)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 59 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 60 (_entity (_out ))))
			)
		)
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_entity (_out ))))
				(_port (_internal gi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal pi ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA0 0 67 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(gi))
			((P)(pi))
			((cout)(C))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation CLA1 0 68 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((s)(s(d_3_0)))
			((gi)(gi(0)))
			((pi)(pi(0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 69 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((s)(s(d_7_4)))
			((gi)(gi(1)))
			((pi)(pi(1)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 70 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((s)(s(d_11_8)))
			((gi)(gi(2)))
			((pi)(pi(2)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 71 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((s)(s(d_15_12)))
			((gi)(gi(3)))
			((pi)(pi(3)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal gi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2388          1520205536858 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520205536859 2018.03.05 13:18:56)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42164240441512544510501910)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520205536875 2018.03.05 13:18:56)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52075751550405455653400806)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1520205679501 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520205679502 2018.03.05 13:21:19)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 73212772742423657421612821)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 33686019 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520205679514 2018.03.05 13:21:19)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 82d1d38c85d4d595868390d8d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
V 000053 55 1390          1520205979877 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 41 ))
	(_version v147)
	(_time 1520205979878 2018.03.05 13:26:19)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cacbc89f9f9d9adccec8d890cd)
	(_entity
		(_time 1520204919445)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 3 -1
	)
)
V 000051 55 1927          1520206066438 Carry_arch
(_unit VHDL (carry_ent 0 28 (carry_arch 0 39 ))
	(_version v147)
	(_time 1520206066439 2018.03.05 13:27:46)
	(_source (\./src/Carrylockaheadfourbit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecb9eabfbebabafbefe8f5b5eb)
	(_entity
		(_time 1519078519642)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~12 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(3(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3(4)))(_sensitivity(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Carry_arch 4 -1
	)
)
V 000059 55 5004          1520206256943 addersixteent_arch
(_unit VHDL (addersixteen_ent 0 28 (addersixteent_arch 0 39 ))
	(_version v147)
	(_time 1520206256944 2018.03.05 13:30:56)
	(_source (\./src/addersixteenbits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20777424247770362772327b72)
	(_entity
		(_time 1518979376415)
	)
	(_component
		(carry_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58 (_entity (_in ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 59 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 60 (_entity (_out ))))
			)
		)
		(adder_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_entity (_out ))))
				(_port (_internal gi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal pi ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation CLA0 0 67 (_component carry_ent )
		(_port
			((cin)(cin))
			((G)(gi))
			((P)(pi))
			((cout)(C))
		)
		(_use (_entity . carry_ent)
		)
	)
	(_instantiation CLA1 0 68 (_component adder_ent )
		(_port
			((cin)(cin))
			((x)(x(d_3_0)))
			((y)(y(d_3_0)))
			((s)(s(d_3_0)))
			((gi)(gi(0)))
			((pi)(pi(0)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA2 0 69 (_component adder_ent )
		(_port
			((cin)(C(1)))
			((x)(x(d_7_4)))
			((y)(y(d_7_4)))
			((s)(s(d_7_4)))
			((gi)(gi(1)))
			((pi)(pi(1)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA3 0 70 (_component adder_ent )
		(_port
			((cin)(C(2)))
			((x)(x(d_11_8)))
			((y)(y(d_11_8)))
			((s)(s(d_11_8)))
			((gi)(gi(2)))
			((pi)(pi(2)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_instantiation CLA4 0 71 (_component adder_ent )
		(_port
			((cin)(C(3)))
			((x)(x(d_15_12)))
			((y)(y(d_15_12)))
			((s)(s(d_15_12)))
			((gi)(gi(3)))
			((pi)(pi(3)))
		)
		(_use (_entity . adder_ent)
		)
	)
	(_object
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{4~downto~1}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal g ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal gi ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~1}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2346          1520206285794 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520206285795 2018.03.05 13:31:25)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cccb98999b9b9cdacb9ede979e)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520206285798 2018.03.05 13:31:25)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ccca9d999a9a9bdbc8cdde9698)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1520206370982 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520206370983 2018.03.05 13:32:50)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8fdc81ddd8df9988dd9dd4dd)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 33686274 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520206370996 2018.03.05 13:32:50)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9f9ec990ccc9c8889b9e8dc5cb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1520206391798 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520206391799 2018.03.05 13:33:11)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dc888e8e8b8b8ccadb8ece878e)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 33686274 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520206391802 2018.03.05 13:33:11)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dc898b8e8a8a8bcbd8ddce8688)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
I 000056 55 2388          1520206483352 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520206483353 2018.03.05 13:34:43)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8682858884d1d69081d494ddd4)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 33686274 )
		(33686018 33686018 50463234 33686275 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520206483366 2018.03.05 13:34:43)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9693909995c0c181929784ccc2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
V 000056 55 2388          1520206674967 TB_ARCHITECTURE
(_unit VHDL (addersixteen_ent_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1520206674968 2018.03.05 13:37:54)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fff9abafada8afe9f8adeda4ad)
	(_entity
		(_time 1518979638888)
	)
	(_component
		(addersixteen_ent
			(_object
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component addersixteen_ent )
		(_port
			((cin)(cin))
			((x)(x))
			((y)(y))
			((s)(s))
		)
		(_use (_entity . addersixteen_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~136 0 22 (_architecture (_uni ))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{15~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 33686274 )
		(33686018 33686018 33686018 33686019 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000049 55 429 0 testbench_for_addersixteen_ent
(_configuration VHDL (testbench_for_addersixteen_ent 0 49 (addersixteen_ent_tb))
	(_version v147)
	(_time 1520206674971 2018.03.05 13:37:54)
	(_source (\./src/TestBench/addersixteen_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fff8aeafaca9a8e8fbfeeda5ab)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . addersixteen_ent addersixteent_arch
			)
		)
	)
)
