- name: ICC_CTLR_EL1
  long_name: "Interrupt Controller Control Register (EL1)"
  purpose: |
       "
       Controls aspects of the behavior of the GIC CPU interface and provides
       information about the features implemented.
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True
  is_banked: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x0
        op2: 0x4
        crm: 0xc
        crn: 0xc
        operand_mnemonic: ICC_CTLR_EL1

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x0
        op2: 0x4
        crm: 0xc
        crn: 0xc
        operand_mnemonic: ICC_CTLR_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: CBPR
            lsb: 0
            msb: 0

          - name: EOImode
            lsb: 1
            msb: 1

          - name: 0
            lsb: 2
            msb: 5
            reserved0: True

          - name: PMHE
            lsb: 6
            msb: 6

          - name: 0
            lsb: 7
            msb: 7
            reserved0: True

          - name: PRIbits
            lsb: 8
            msb: 10

          - name: IDbits
            lsb: 11
            msb: 13

          - name: SEIS
            lsb: 14
            msb: 14

          - name: A3V
            lsb: 15
            msb: 15

          - name: 0
            lsb: 16
            msb: 17
            reserved0: True

          - name: RSS
            lsb: 18
            msb: 18

          - name: ExtRange
            lsb: 19
            msb: 19

          - name: 0
            lsb: 20
            msb: 63
            reserved0: True
