{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523599026259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523599026259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 01:57:06 2018 " "Processing started: Fri Apr 13 01:57:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523599026259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599026259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599026259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523599027463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523599027463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/final-project-s18-trusttheprocessor-1/led_controller/pwm.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/david/documents/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../led_controller/pwm.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041901 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "../led_controller/pwm.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/final-project-s18-trusttheprocessor-1/led_controller/led_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/documents/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_array " "Found entity 1: led_array" {  } { { "../led_controller/led_array.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/final-project-s18-trusttheprocessor-1/led_controller/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/documents/final-project-s18-trusttheprocessor-1/led_controller/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../led_controller/led.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random32.v 1 1 " "Found 1 design units, including 1 entities, in source file random32.v" { { "Info" "ISGN_ENTITY_NAME" "1 random32 " "Found entity 1: random32" {  } { { "random32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/random32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_ta.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_ta.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_ta " "Found entity 1: skeleton_ta" {  } { { "skeleton_ta.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement32.v 1 1 " "Found 1 design units, including 1 entities, in source file twos_complement32.v" { { "Info" "ISGN_ENTITY_NAME" "1 twos_complement32 " "Found entity 1: twos_complement32" {  } { { "twos_complement32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/twos_complement32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_write.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_write " "Found entity 1: stage_write" {  } { { "stage_write.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041979 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_controls " "Found entity 2: write_controls" {  } { { "stage_write.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_memory " "Found entity 1: stage_memory" {  } { { "stage_memory.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_fetch " "Found entity 1: stage_fetch" {  } { { "stage_fetch.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599041995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599041995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_execute " "Found entity 1: stage_execute" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_decode.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_decode " "Found entity 1: stage_decode" {  } { { "stage_decode.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042026 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_controls " "Found entity 2: decode_controls" {  } { { "stage_decode.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender_16to32 " "Found entity 1: signextender_16to32" {  } { { "signextender_16to32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/signextender_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors.v 6 6 " "Found 6 design units, including 6 entities, in source file selectors.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042089 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate_buffer32 " "Found entity 2: tristate_buffer32" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042089 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32_tristate " "Found entity 3: mux32_tristate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042089 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1_32 " "Found entity 4: mux2to1_32" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042089 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1_33 " "Found entity 5: mux2to1_33" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042089 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux8_tristate " "Found entity 6: mux8_tristate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 6 6 " "Found 6 design units, including 6 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg64_sl1 " "Found entity 1: reg64_sl1" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042104 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg6 " "Found entity 2: reg6" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042104 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg65_sr2 " "Found entity 3: reg65_sr2" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042104 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg5 " "Found entity 4: reg5" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042104 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32 " "Found entity 5: reg32" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042104 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg32_neg " "Found entity 6: reg32_neg" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb_auto.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb_auto.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb_auto " "Found entity 1: processor_tb_auto" {  } { { "processor_tb_auto.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 2 2 " "Found 2 design units, including 2 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_module " "Found entity 1: pc_module" {  } { { "pc_module.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042167 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "pc_module.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.v 5 5 " "Found 5 design units, including 5 entities, in source file latches.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_PC " "Found entity 1: latch_PC" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042242 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_FD " "Found entity 2: latch_FD" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042242 ""} { "Info" "ISGN_ENTITY_NAME" "3 latch_DX " "Found entity 3: latch_DX" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042242 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch_XM " "Found entity 4: latch_XM" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042242 ""} { "Info" "ISGN_ENTITY_NAME" "5 latch_MW " "Found entity 5: latch_MW" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_ext_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_ext_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_ext_tb " "Found entity 1: immediate_ext_tb" {  } { { "immediate_ext_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/immediate_ext_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_control " "Found entity 1: data_hazard_control" {  } { { "hazards.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/hazards.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/div32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop_neg " "Found entity 1: dflipflop_neg" {  } { { "dflipflop_neg.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.v 2 2 " "Found 2 design units, including 2 entities, in source file counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_counter16 " "Found entity 1: adder_counter16" {  } { { "counters.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/counters.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042356 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_counter32 " "Found entity 2: adder_counter32" {  } { { "counters.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/counters.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.v 1 1 " "Found 1 design units, including 1 entities, in source file controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/controls.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_operations.v 14 14 " "Found 14 design units, including 14 entities, in source file alu_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "2 sll16 " "Found entity 2: sll16" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "3 sll8 " "Found entity 3: sll8" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "4 sll4 " "Found entity 4: sll4" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "5 sll2 " "Found entity 5: sll2" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "6 sll1 " "Found entity 6: sll1" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "7 sra " "Found entity 7: sra" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "8 sra16 " "Found entity 8: sra16" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "9 sra8 " "Found entity 9: sra8" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "10 sra4 " "Found entity 10: sra4" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "11 sra2 " "Found entity 11: sra2" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "12 sra1 " "Found entity 12: sra1" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "13 and32 " "Found entity 13: and32" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""} { "Info" "ISGN_ENTITY_NAME" "14 or32 " "Found entity 14: or32" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.v 4 4 " "Found 4 design units, including 4 entities, in source file adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042497 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder5 " "Found entity 2: adder5" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042497 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder6 " "Found entity 3: adder6" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042497 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder8 " "Found entity 4: adder8" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_stall " "Found entity 1: bypass_stall" {  } { { "bypass_stall.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042528 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "OPTIMIZE GARO.v(3) " "Unrecognized synthesis attribute \"OPTIMIZE\" at GARO.v(3)" {  } { { "GARO.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/GARO.v" 3 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "garo.v 1 1 " "Found 1 design units, including 1 entities, in source file garo.v" { { "Info" "ISGN_ENTITY_NAME" "1 GARO " "Found entity 1: GARO" {  } { { "GARO.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/GARO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599042544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599042544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton_ta " "Elaborating entity \"skeleton_ta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523599042762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_array led_array:my_leds " "Elaborating entity \"led_array\" for hierarchy \"led_array:my_leds\"" {  } { { "skeleton_ta.v" "my_leds" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599042762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led_array:my_leds\|led:led0 " "Elaborating entity \"led\" for hierarchy \"led_array:my_leds\|led:led0\"" {  } { { "../led_controller/led_array.v" "led0" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599042778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm led_array:my_leds\|led:led0\|pwm:red_signal " "Elaborating entity \"pwm\" for hierarchy \"led_array:my_leds\|led:led0\|pwm:red_signal\"" {  } { { "../led_controller/led.v" "red_signal" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/led.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599042778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter led_array:my_leds\|led:led0\|pwm:red_signal\|counter:count_mod " "Elaborating entity \"counter\" for hierarchy \"led_array:my_leds\|led:led0\|pwm:red_signal\|counter:count_mod\"" {  } { { "../led_controller/pwm.v" "count_mod" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599042778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton_ta.v" "my_imem" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599042887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043028 ""}  } { { "imem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523599043028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/db/altsyncram_bs91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599043122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599043122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton_ta.v" "my_dmem" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523599043184 ""}  } { { "dmem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523599043184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/db/altsyncram_l9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523599043278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599043278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton_ta.v" "my_regfile" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:my_regfile\|decoder5to32:my_decoder " "Elaborating entity \"decoder5to32\" for hierarchy \"regfile:my_regfile\|decoder5to32:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_neg regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero " "Elaborating entity \"reg32_neg\" for hierarchy \"regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\"" {  } { { "regfile.v" "loop1\[0\].myregisterZero" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop_neg regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\|dflipflop_neg:loop1\[0\].mydffe " "Elaborating entity \"dflipflop_neg\" for hierarchy \"regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\|dflipflop_neg:loop1\[0\].mydffe\"" {  } { { "registers.v" "loop1\[0\].mydffe" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_tristate regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA " "Elaborating entity \"mux32_tristate\" for hierarchy \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\"" {  } { { "regfile.v" "loop1\[0\].displayRegA" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri " "Elaborating entity \"tristate_buffer\" for hierarchy \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\"" {  } { { "selectors.v" "loop\[0\].my_tri" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599043465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton_ta.v" "my_processor" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_PC processor:my_processor\|latch_PC:lpc " "Elaborating entity \"latch_PC\" for hierarchy \"processor:my_processor\|latch_PC:lpc\"" {  } { { "processor.v" "lpc" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_fetch processor:my_processor\|stage_fetch:fetch " "Elaborating entity \"stage_fetch\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\"" {  } { { "processor.v" "fetch" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32 " "Elaborating entity \"adder32\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\"" {  } { { "stage_fetch.v" "my_adder32" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0 " "Elaborating entity \"adder8\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\"" {  } { { "adder32.v" "myadder8_0" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adder32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\|adder1:loop2\[0\].myadder1 " "Elaborating entity \"adder1\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\|adder1:loop2\[0\].myadder1\"" {  } { { "adders.v" "loop2\[0\].myadder1" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_FD processor:my_processor\|latch_FD:lfd " "Elaborating entity \"latch_FD\" for hierarchy \"processor:my_processor\|latch_FD:lfd\"" {  } { { "processor.v" "lfd" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 processor:my_processor\|latch_FD:lfd\|reg32:pc_address " "Elaborating entity \"reg32\" for hierarchy \"processor:my_processor\|latch_FD:lfd\|reg32:pc_address\"" {  } { { "latches.v" "pc_address" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|latch_FD:lfd\|reg32:pc_address\|dflipflop:loop1\[0\].mydffe " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|latch_FD:lfd\|reg32:pc_address\|dflipflop:loop1\[0\].mydffe\"" {  } { { "registers.v" "loop1\[0\].mydffe" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599051898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_decode processor:my_processor\|stage_decode:decode " "Elaborating entity \"stage_decode\" for hierarchy \"processor:my_processor\|stage_decode:decode\"" {  } { { "processor.v" "decode" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599052148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_controls processor:my_processor\|stage_decode:decode\|decode_controls:dc " "Elaborating entity \"decode_controls\" for hierarchy \"processor:my_processor\|stage_decode:decode\|decode_controls:dc\"" {  } { { "stage_decode.v" "dc" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599052148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_DX processor:my_processor\|latch_DX:ldx " "Elaborating entity \"latch_DX\" for hierarchy \"processor:my_processor\|latch_DX:ldx\"" {  } { { "processor.v" "ldx" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599052163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_execute processor:my_processor\|stage_execute:execute " "Elaborating entity \"stage_execute\" for hierarchy \"processor:my_processor\|stage_execute:execute\"" {  } { { "processor.v" "execute" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599052648 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "stage_execute.v(151) " "Verilog HDL Case Statement warning at stage_execute.v(151): can't check case statement for completeness because the case expression has too many possible states" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 151 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1523599052648 "|skeleton_ta|processor:my_processor|stage_execute:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|stage_execute:execute\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\"" {  } { { "stage_execute.v" "my_alu" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599052710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 processor:my_processor\|stage_execute:execute\|alu:my_alu\|and32:myand32 " "Elaborating entity \"and32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|and32:myand32\"" {  } { { "alu.v" "myand32" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 processor:my_processor\|stage_execute:execute\|alu:my_alu\|or32:myor32 " "Elaborating entity \"or32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|or32:myor32\"" {  } { { "alu.v" "myor32" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll " "Elaborating entity \"sll\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\"" {  } { { "alu.v" "mysll" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll16:mysll16 " "Elaborating entity \"sll16\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll16:mysll16\"" {  } { { "ALU_operations.v" "mysll16" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll8:mysll8 " "Elaborating entity \"sll8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll8:mysll8\"" {  } { { "ALU_operations.v" "mysll8" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll4:mysll4 " "Elaborating entity \"sll4\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll4:mysll4\"" {  } { { "ALU_operations.v" "mysll4" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll2:mysll2 " "Elaborating entity \"sll2\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll2:mysll2\"" {  } { { "ALU_operations.v" "mysll2" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll1:mysll1 " "Elaborating entity \"sll1\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll1:mysll1\"" {  } { { "ALU_operations.v" "mysll1" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra " "Elaborating entity \"sra\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\"" {  } { { "alu.v" "mysra" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra16:mysra16 " "Elaborating entity \"sra16\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra16:mysra16\"" {  } { { "ALU_operations.v" "mysra16" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra8:mysra8 " "Elaborating entity \"sra8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra8:mysra8\"" {  } { { "ALU_operations.v" "mysra8" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra4:mysra4 " "Elaborating entity \"sra4\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra4:mysra4\"" {  } { { "ALU_operations.v" "mysra4" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra2:mysra2 " "Elaborating entity \"sra2\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra2:mysra2\"" {  } { { "ALU_operations.v" "mysra2" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra1:mysra1 " "Elaborating entity \"sra1\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra1:mysra1\"" {  } { { "ALU_operations.v" "mysra1" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_tristate processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux " "Elaborating entity \"mux8_tristate\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\"" {  } { { "alu.v" "loop_alu\[0\].mymux" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|decoder3to8:mydecoder " "Elaborating entity \"decoder3to8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|decoder3to8:mydecoder\"" {  } { { "selectors.v" "mydecoder" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender_16to32 processor:my_processor\|stage_execute:execute\|signextender_16to32:my_se " "Elaborating entity \"signextender_16to32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|signextender_16to32:my_se\"" {  } { { "stage_execute.v" "my_se" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_XM processor:my_processor\|latch_XM:lxm " "Elaborating entity \"latch_XM\" for hierarchy \"processor:my_processor\|latch_XM:lxm\"" {  } { { "processor.v" "lxm" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599053957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_memory processor:my_processor\|stage_memory:memory " "Elaborating entity \"stage_memory\" for hierarchy \"processor:my_processor\|stage_memory:memory\"" {  } { { "processor.v" "memory" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599054316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_MW processor:my_processor\|latch_MW:lmw " "Elaborating entity \"latch_MW\" for hierarchy \"processor:my_processor\|latch_MW:lmw\"" {  } { { "processor.v" "lmw" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599054316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_write processor:my_processor\|stage_write:writeback " "Elaborating entity \"stage_write\" for hierarchy \"processor:my_processor\|stage_write:writeback\"" {  } { { "processor.v" "writeback" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599054691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_controls processor:my_processor\|stage_write:writeback\|write_controls:wc " "Elaborating entity \"write_controls\" for hierarchy \"processor:my_processor\|stage_write:writeback\|write_controls:wc\"" {  } { { "stage_write.v" "wc" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599054691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass processor:my_processor\|bypass:my_bypass " "Elaborating entity \"bypass\" for hierarchy \"processor:my_processor\|bypass:my_bypass\"" {  } { { "processor.v" "my_bypass" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599054707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dx_write_insn bypass.v(84) " "Verilog HDL or VHDL warning at bypass.v(84): object \"dx_write_insn\" assigned a value but never read" {  } { { "bypass.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523599054707 "|skeleton_ta|processor:my_processor|bypass:my_bypass"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_stall processor:my_processor\|bypass_stall:my_bypass_stall " "Elaborating entity \"bypass_stall\" for hierarchy \"processor:my_processor\|bypass_stall:my_bypass_stall\"" {  } { { "processor.v" "my_bypass_stall" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599054707 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[31\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[31\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[30\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[30\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[29\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[29\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[28\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[28\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[27\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[27\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[26\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[26\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[25\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[25\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[24\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[24\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[23\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[23\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[22\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[22\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[21\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[21\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[20\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[20\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[19\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[19\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[18\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[18\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[17\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[17\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[16\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[16\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[15\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[15\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[14\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[14\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[13\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[13\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[12\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[12\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[11\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[11\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[10\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[10\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[9\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[9\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[8\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[8\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[7\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[7\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[6\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[6\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[5\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[5\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[4\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[4\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[3\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[3\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[2\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[2\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[1\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[1\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 127 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523599057244 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523599057244 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[0\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[0\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[1\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[1\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[2\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[2\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[3\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[3\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[4\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[4\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[5\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[5\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[6\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[6\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[7\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[7\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[8\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[8\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[9\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[9\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[10\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[10\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[11\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[11\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[12\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[12\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[13\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[13\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[14\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[14\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[15\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[15\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[16\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[16\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[17\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[17\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[18\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[18\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[19\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[19\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[20\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[20\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[21\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[21\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[22\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[22\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[23\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[23\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[24\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[24\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[25\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[25\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[26\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[26\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[27\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[27\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[28\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[28\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[29\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[29\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[30\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[30\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[31\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[31\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[0\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[0\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[1\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[1\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[2\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[2\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[3\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[3\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[4\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[4\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[5\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[5\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[6\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[6\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[7\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[7\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[8\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[8\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[9\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[9\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[10\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[10\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[11\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[11\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[12\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[12\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[13\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[13\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[14\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[14\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[15\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[15\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[16\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[16\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[17\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[17\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[18\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[18\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[19\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[19\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[20\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[20\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[21\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[21\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[22\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[22\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[23\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[23\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[24\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[24\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[25\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[25\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[26\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[26\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[27\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[27\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[28\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[28\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[29\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[29\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[30\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[30\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[31\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[31\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523599061714 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523599061714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523599065308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523599071602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523599071602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4994 " "Implemented 4994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523599072071 ""} { "Info" "ICUT_CUT_TM_OPINS" "251 " "Implemented 251 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523599072071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4677 " "Implemented 4677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523599072071 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523599072071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523599072071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523599072180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 01:57:52 2018 " "Processing ended: Fri Apr 13 01:57:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523599072180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523599072180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523599072180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523599072180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523599074014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523599074014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 01:57:53 2018 " "Processing started: Fri Apr 13 01:57:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523599074014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523599074014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523599074014 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1523599074279 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1523599074279 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1523599074279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523599074484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523599074488 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523599074512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523599074621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523599074621 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523599075090 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523599075106 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523599075682 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523599075682 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 11636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523599075698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 11638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523599075698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 11640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523599075698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 11642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523599075698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 11644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523599075698 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523599075698 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523599075714 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523599076417 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "253 253 " "No exact pin location assignment(s) for 253 pins of 253 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523599077687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523599078641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523599078641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523599078719 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1523599078719 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523599078719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523599079203 ""}  } { { "skeleton_ta.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 11631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523599079203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523599079953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523599079969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523599079969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523599079969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523599079984 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523599080000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523599080000 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523599080016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523599080281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523599080281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523599080281 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "252 unused 2.5V 1 251 0 " "Number of I/O pins in group: 252 (unused VREF, 2.5V VCCIO, 1 input, 251 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1523599080297 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1523599080297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523599080297 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523599080297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1523599080297 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523599080297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523599081266 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523599081282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523599087976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523599090647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523599090725 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523599127229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523599127229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523599128322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523599135191 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523599135191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523599145509 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523599145509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523599145518 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.79 " "Total time spent on timing analysis during the Fitter is 4.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523599145791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523599145838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523599146844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523599146844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523599147744 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523599149013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523599150772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1453 " "Peak virtual memory: 1453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523599152100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 01:59:12 2018 " "Processing ended: Fri Apr 13 01:59:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523599152100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523599152100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523599152100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523599152100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523599153531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523599153547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 01:59:13 2018 " "Processing started: Fri Apr 13 01:59:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523599153547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523599153547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523599153547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1523599154181 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523599157699 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523599157829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523599158286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 01:59:18 2018 " "Processing ended: Fri Apr 13 01:59:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523599158286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523599158286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523599158286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523599158286 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523599159057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523599159950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523599159970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 01:59:19 2018 " "Processing started: Fri Apr 13 01:59:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523599159970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599159970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599159970 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1523599160226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599161134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599161134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599161228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599161228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162036 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523599162052 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162052 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162083 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523599162083 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523599162130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523599162401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.474 " "Worst-case setup slack is -15.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.474          -12207.308 clock  " "  -15.474          -12207.308 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clock  " "    0.377               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2334.152 clock  " "   -3.000           -2334.152 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599162479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162479 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523599162682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599162744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599163844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523599164240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.255 " "Worst-case setup slack is -14.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.255          -11163.669 clock  " "  -14.255          -11163.669 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clock  " "    0.368               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2331.336 clock  " "   -3.000           -2331.336 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164318 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523599164490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523599164709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.296 " "Worst-case setup slack is -7.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.296           -5171.922 clock  " "   -7.296           -5171.922 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clock  " "    0.172               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1919.515 clock  " "   -3.000           -1919.515 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523599164787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599164787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599165739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599165770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523599166020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 01:59:26 2018 " "Processing ended: Fri Apr 13 01:59:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523599166020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523599166020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523599166020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599166020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523599167396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523599167411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 01:59:27 2018 " "Processing started: Fri Apr 13 01:59:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523599167411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523599167411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523599167411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1523599168677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_85c_slow.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_85c_slow.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599169757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_0c_slow.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_0c_slow.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599170382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_fast.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_fast.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599171027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599171637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_85c_v_slow.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599172277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_0c_v_slow.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599172934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_v_fast.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599173574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_v.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_v.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523599174199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523599174356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 01:59:34 2018 " "Processing ended: Fri Apr 13 01:59:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523599174356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523599174356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523599174356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523599174356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523599175106 ""}
