// Seed: 770095102
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input uwire id_2
);
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd98
) (
    input tri1 id_0,
    input tri0 _id_1,
    output wire id_2,
    input supply1 id_3
);
  function reg [1 : id_1] id_5;
    input integer id_6;
    begin : LABEL_0
      id_5 <= id_1;
    end
  endfunction
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0
  );
endmodule
module module_2 #(
    parameter id_14 = 32'd89
) (
    input uwire id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    output wor id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri _id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4
  );
  assign modCall_1.id_0 = 0;
  logic [1 'b0 ==?  id_14 : -1  -  -1] id_17 = -1'b0 - -1'h0;
endmodule
