"use strict";(self.webpackChunkportfolio=self.webpackChunkportfolio||[]).push([[18],{9018:function(e,t,n){n.r(t),n.d(t,{default:function(){return G}});var i=n(9439),s=n(2791),r=n(1087),a=n(9806),o=n(1632),c=n(6842),l=n(184),u=function(e){var t=e.data;return(0,l.jsx)("article",{className:"degree-container",children:(0,l.jsxs)("header",{children:[(0,l.jsx)("h4",{className:"degree",children:t.degree}),(0,l.jsxs)("p",{className:"school",children:[(0,l.jsx)("a",{href:t.link,children:t.school}),", ",t.year]})]})})},d=function(e){var t=e.data;return(0,l.jsxs)("div",{className:"education",children:[(0,l.jsx)("div",{className:"link-to",id:"education"}),(0,l.jsx)("div",{className:"title",children:(0,l.jsx)("h3",{children:"Education"})}),t.map((function(e){return(0,l.jsx)(u,{data:e},e.school)}))]})};d.defaultProps={data:[]};var m=d,h=n(7892),p=n.n(h),g=n(5745),f=function(e){var t=e.data,n=t.name,i=t.position,s=t.url,r=t.startDate,a=t.endDate,o=t.summary,c=t.highlights;return(0,l.jsxs)("article",{className:"jobs-container",children:[(0,l.jsxs)("header",{children:[(0,l.jsxs)("h4",{children:[(0,l.jsx)("a",{href:s,children:n})," - ",i]}),(0,l.jsxs)("p",{className:"daterange",children:[" ",p()(r).format("MMMM YYYY")," - ",a?p()(a).format("MMMM YYYY"):"PRESENT"]})]}),o?(0,l.jsx)(g.Z,{options:{overrides:{p:{props:{className:"summary"}}}},children:o}):null,c?(0,l.jsx)("ul",{className:"points",children:c.map((function(e){return(0,l.jsx)("li",{children:e},e)}))}):null]})},y=function(e){var t=e.data;return(0,l.jsxs)("div",{className:"experience",children:[(0,l.jsx)("div",{className:"link-to",id:"experience"}),(0,l.jsx)("div",{className:"title",children:(0,l.jsx)("h3",{children:"Experience"})}),t.map((function(e){return(0,l.jsx)(f,{data:e},"".concat(e.name,"-").concat(e.position))}))]})};y.defaultProps={data:[]};var v=y,x=n(4942),j=n(1413),b=function(e){var t=e.handleClick,n=e.active,i=e.label;return(0,l.jsx)("button",{className:"skillbutton ".concat(n[i]?"skillbutton-active":""),type:"button",onClick:function(){return t(i)},children:i})},S=function(e){var t=e.data,n=e.categories,i=t.category,s=t.competency,r=t.title,a={background:n.filter((function(e){return i.includes(e.name)})).map((function(e){return e.color}))[0]},o=(0,j.Z)((0,j.Z)({},a),{},{width:"".concat(String(Math.min(100,Math.max(s/5*100,0))),"%")});return(0,l.jsxs)("div",{className:"skillbar clearfix",children:[(0,l.jsx)("div",{className:"skillbar-title",style:a,children:(0,l.jsx)("span",{children:r})}),(0,l.jsx)("div",{className:"skillbar-bar",style:o}),(0,l.jsxs)("div",{className:"skill-bar-percent",children:[s," / 5"]})]})};S.defaultProps={categories:[]};var k=S,C=function(e){var t=e.skills,n=e.categories,r=Object.fromEntries([["All",!1]].concat(n.map((function(e){return[e.name,!1]})))),a=(0,s.useState)(r),o=(0,i.Z)(a,2),c=o[0],u=o[1],d=function(e){var t=Object.keys(c).reduce((function(t,n){return(0,j.Z)((0,j.Z)({},t),{},(0,x.Z)({},n,e===n&&!c[n]))}),{});t.All=!Object.keys(c).some((function(e){return t[e]})),u(t)};return(0,l.jsxs)("div",{className:"skills",children:[(0,l.jsx)("div",{className:"link-to",id:"skills"}),(0,l.jsx)("div",{className:"title",children:(0,l.jsx)("h3",{children:"Skills"})}),(0,l.jsx)("div",{className:"skill-button-container",children:Object.keys(c).map((function(e){return(0,l.jsx)(b,{label:e,active:c,handleClick:d},e)}))}),(0,l.jsx)("div",{className:"skill-row-container",children:function(){var e=Object.keys(c).reduce((function(e,t){return c[t]?t:e}),"All");return t.sort((function(e,t){var n=0;return e.competency>t.competency?n=-1:e.competency<t.competency?n=1:e.category[0]>t.category[0]?n=-1:e.category[0]<t.category[0]||e.title>t.title?n=1:e.title<t.title&&(n=-1),n})).filter((function(t){return"All"===e||t.category.includes(e)})).map((function(e){return(0,l.jsx)(k,{categories:n,data:e},e.title)}))}()})]})};C.defaultProps={skills:[],categories:[]};var N=C,w=function(e){var t=e.data,n=e.last;return(0,l.jsxs)("li",{className:"course-container",children:[(0,l.jsxs)("a",{href:t.link,children:[(0,l.jsxs)("h4",{className:"course-number",children:[t.number,":"]}),(0,l.jsx)("p",{className:"course-name",children:t.title})]}),!n&&(0,l.jsx)("div",{className:"course-dot",children:(0,l.jsx)("p",{className:"course-name",children:" \u2022"})})]})};w.defaultProps={last:!1};var E=w,A=function(e){return e.sort((function(e,t){var n=0;return e.university>t.university?n=-1:e.university<t.university||e.number>t.number?n=1:e.number<t.number&&(n=-1),n})).map((function(t,n){return(0,l.jsx)(E,{data:t,last:n===e.length-1},t.title)}))},T=function(e){var t=e.data;return(0,l.jsxs)("div",{className:"courses",children:[(0,l.jsx)("div",{className:"link-to",id:"courses"}),(0,l.jsx)("div",{className:"title",children:(0,l.jsx)("h3",{children:"Selected Courses"})}),(0,l.jsx)("ul",{className:"course-list",children:A(t)})]})};T.defaultProps={data:[]};var I=T,M=function(){return(0,l.jsxs)("div",{className:"references",children:[(0,l.jsx)("div",{className:"link-to",id:"references"}),(0,l.jsx)("div",{className:"title",children:(0,l.jsx)(r.rU,{to:"/contact",children:(0,l.jsx)("h3",{children:"References are available upon request"})})})]})},D=[{title:"ASIC Verification using SystemVerilog",number:"ECE745",link:"https://www.engineeringonline.ncsu.edu/course/ece-745-application-specific-integrated-circuit-verification/",university:"NC State"},{title:"ASIC and FPGA Design",number:"ECE 564",link:"https://www.engineeringonline.ncsu.edu/course/ece-564-asic-and-fpgpa-design-with-verilog/",university:"NC State"},{title:"Microprocessor Architecture",number:"ECE 563",link:"https://wolfware.ncsu.edu/courses/details/?sis_id=SIS:2022:8:1:ECE:563:001",university:"NC State"},{title:"ASIC Verification using UVM",number:"ECE 748",link:"https://www.engineeringonline.ncsu.edu/course/ece-748-advanced-verification-with-uvm/",university:"NC State"},{title:"Compiler Optimizations and Scheduling",number:"ECE 566",link:"https://www.engineeringonline.ncsu.edu/course/ece-566-compiler-optimization-and-scheduling/",university:"NC State"},{title:"Embedded System Design",number:"ECE 561",link:"https://www.engineeringonline.ncsu.edu/course/ece-561-embedded-system-optimization/",university:"NC State"}],P=[{school:"North Carolina State University, Raleigh, NC",degree:"M.S. Computer Engineering",link:"https://www.ncsu.edu/",year:2024},{school:"Visvesvaraya National Institute of Technology, Nagpur, India",degree:"B.S. Computer Science",link:"https://www.vnit.ac.in/",year:2020}],R=[{name:"AMD-Xilinx Inc.",position:"AI Engine Development Intern",url:"https://www.xilinx.com/products/technology/ai-engine.html",startDate:"2022-09-11",endDate:"2022-12-15",summary:"The AI Engine introduced by AMD as part of the Versal\u2122 Adaptive Compute Acceleration Platform (ACAP) represents a \n    cutting-edge processing technology designed to meet the escalating demands for compute acceleration while maintaining energy \n    efficiency in dynamic sectors like 5G, data centers, automotive, and industrial applications.",highlights:["Demonstrated an optimized Stamp and Repeat wrapper module to automate placement and route of kernels on the Versal FPGA AI \n      Engine array for multi layered ML architectures, resulting in reduction of compilation time by 10%(approx).\n","Developed software leveraging OOP concepts, to manage location constraints while routing tiles on a 50x8 AI Engine chip layout. \n      This led to significant improvement in code organization and scalability for high computing applications."]},{name:"NC State University",position:"Graduate Research Assistant",url:"https://sacagroup.github.io/",startDate:"2020-01-09",endDate:"2022-04-30",summary:"This research group works on cutting-edge problems in computer architecture and high-performance computing systems, \n    with a focus on secure architectures and memory systems.",highlights:["Implemented python scripts for including port specifications and statistics like IPC, number of memory transactions, \n      to be recorded while simulating the target RTL model to generate its corresponding SST component for simulation runs.","Contributed to the development of the Structural Simulation Toolkit (SST) simulator by actively working on the \n      integration of multiple instances of RTL/C models to facilitate co-simulation of performance models and RTL."]},{name:"Gilbarco Veeder-Root",position:"Embedded Engineer",url:"https://www.gilbarco.com/us/",startDate:"2021-08-04",endDate:"2022-07-30",summary:"Gilbarco Veeder-Root is a leading global provider of fuel dispensing equipment, payment systems, and technology solutions\n     for retail and commercial fueling operations. The company specializes in developing innovative products to enhance efficiency, security, \n     and customer experience at fuel stations.",highlights:["Developed and debugged firmware for fuel dispensers on 32-bit STM32 Arm Cortex-M controllers, focusing on device drivers such as \n      GPIO, RS485 and customized USART and I2C libraries to minimize EMI/EMC noise in the field.","Designed an RS485 communication circuit with isolated ports using optocouplers for AdBlue fuel dispensers using Altium designer tool. \n      Post fabrication, validated the circuit\u2019s performance and protocol compliance by transmitting data from the processor and observing \n      reception on the PCB board via DSO oscilloscope."]}],V=n(3433),L=[{title:"C++",competency:4,category:["Computer Architecture","Languages","Embedded Systems"]},{title:"Verilog",competency:4,category:["ASIC Design","Languages"]},{title:"SystemVerilog",competency:4,category:["ASIC Design","Languages","ASIC Verification"]},{title:"C",competency:4,category:["Embedded Systems","Languages"]},{title:"Python",competency:3,category:["Scripting","Languages"]},{title:"Modelsim",competency:3,category:["Tools & Technologies","ASIC Design"]},{title:"Questa",competency:3,category:["Tools & Technologies","ASIC Verification"]},{title:"Synopsys Design Compiler",competency:3,category:["Tools & Technologies","ASIC Design"]},{title:"Keil",competency:3,category:["Tools & Technologies","Embedded Systems"]},{title:"Cadence Virtuoso",competency:3,category:["Tools & Technologies","Embedded Systems"]},{title:"Protocols",competency:3,category:["Embedded Systems"]},{title:"UVM",competency:3,category:["Tools & Technologies","ASIC Verification"]},{title:"Linux",competency:3,category:["Tools & Technologies"]}].map((function(e){return(0,j.Z)((0,j.Z)({},e),{},{category:e.category.sort()})})),O=["#6968b3","#37b1f5","#40494e","#515dd4","#e47272","#cc7b94","#3896e2","#c3423f","#d75858","#747fff","#64cb7b"],Z=(0,V.Z)(new Set(L.flatMap((function(e){return e.category})))).sort().map((function(e,t){return{name:e,color:O[t]}})),z={Education:function(){return(0,l.jsx)(m,{data:P})},Experience:function(){return(0,l.jsx)(v,{data:R})},Skills:function(){return(0,l.jsx)(N,{skills:L,categories:Z})},Courses:function(){return(0,l.jsx)(I,{data:D})},References:function(){return(0,l.jsx)(M,{})}},G=function(){return(0,l.jsx)(c.Z,{title:"Resume",description:"Muthya Ambati's Resume.",children:(0,l.jsxs)("article",{className:"post",id:"resume",children:[(0,l.jsx)("header",{children:(0,l.jsxs)("div",{className:"title",children:[(0,l.jsxs)("div",{style:{display:"flex",alignItems:"center"},children:[(0,l.jsx)("h2",{style:{margin:"0"},children:(0,l.jsx)(r.rU,{to:"/resume",children:"Resume"})}),(0,l.jsx)("h1",{style:{margin:"0",marginLeft:"10px"},children:(0,l.jsx)(r.rU,{to:"/data/ambati_muthya.pdf",target:"_blank",download:!0,children:(0,l.jsx)(a.G,{icon:o.ISu})})})]}),(0,l.jsx)("div",{className:"link-container",children:Object.keys(z).map((function(e){return(0,l.jsx)("h4",{children:(0,l.jsx)("a",{href:"#".concat(e.toLowerCase()),children:e})},e)}))})]})}),Object.entries(z).map((function(e){var t=(0,i.Z)(e,2),n=t[0],s=t[1];return(0,l.jsx)(s,{},n)}))]})})}}}]);
//# sourceMappingURL=18.1f36df2f.chunk.js.map