

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sun Sep 27 14:31:53 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        fir_proj
* Solution:       fir_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   90|   90|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   88|   88|         8|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     43|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        0|      -|      64|      6|
|Multiplexer      |        -|      -|       -|    109|
|Register         |        -|      -|     116|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     180|    158|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |fir_mul_32s_32s_32_6_U1  |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_180_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_168_p2    |     +    |      0|  0|   5|           5|           2|
    |tmp_2_fu_149_p2  |     +    |      0|  0|   4|           2|           4|
    |tmp_1_fu_139_p2  |   icmp   |      0|  0|   2|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  43|          44|          39|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_91          |  32|          2|   32|         64|
    |ap_NS_fsm           |   4|         10|    1|         10|
    |data1_reg_116       |  32|          2|   32|         64|
    |i_reg_104           |   5|          2|    5|         10|
    |shift_reg_address0  |   4|          4|    4|         16|
    |shift_reg_d0        |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 109|         23|  106|        260|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc_reg_91      |  32|   0|   32|          0|
    |ap_CS_fsm       |   9|   0|    9|          0|
    |data1_reg_116   |  32|   0|   32|          0|
    |i_1_reg_220     |   5|   0|    5|          0|
    |i_cast_reg_192  |  32|   0|   32|          0|
    |i_reg_104       |   5|   0|    5|          0|
    |tmp_1_reg_201   |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 116|   0|  116|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

