
nucleo-pwm1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005860  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08005a40  08005a40  00006a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b28  08005b28  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005b28  08005b28  00006b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b30  08005b30  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b30  08005b30  00006b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b34  08005b34  00006b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005b38  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  08005ba0  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08005ba0  000072b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a1e  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002645  00000000  00000000  00019ab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001c100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d4a  00000000  00000000  0001d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f204  00000000  00000000  0001df52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129da  00000000  00000000  0003d156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7f12  00000000  00000000  0004fb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00117a42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fe8  00000000  00000000  00117a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0011ca70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005a28 	.word	0x08005a28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08005a28 	.word	0x08005a28

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Send printf to uart1
int _write(int fd, char* ptr, int len)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d002      	beq.n	8000604 <_write+0x18>
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b02      	cmp	r3, #2
 8000602:	d111      	bne.n	8000628 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	b29a      	uxth	r2, r3
 8000608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060c:	68b9      	ldr	r1, [r7, #8]
 800060e:	4809      	ldr	r0, [pc, #36]	@ (8000634 <_write+0x48>)
 8000610:	f003 f844 	bl	800369c <HAL_UART_Transmit>
 8000614:	4603      	mov	r3, r0
 8000616:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000618:	7dfb      	ldrb	r3, [r7, #23]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d101      	bne.n	8000622 <_write+0x36>
      return len;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	e004      	b.n	800062c <_write+0x40>
    else
      return -1;
 8000622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000626:	e001      	b.n	800062c <_write+0x40>
  }
  return -1;
 8000628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800062c:	4618      	mov	r0, r3
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200000d0 	.word	0x200000d0

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b086      	sub	sp, #24
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063e:	f000 fbac 	bl	8000d9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 f86f 	bl	8000724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000646:	f000 f97d 	bl	8000944 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f92f 	bl	80008ac <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800064e:	f000 f8b5 	bl	80007bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\n");
 8000652:	482c      	ldr	r0, [pc, #176]	@ (8000704 <main+0xcc>)
 8000654:	f004 fb86 	bl	8004d64 <puts>
  printf("Starting Nucleo-PWM1\n");
 8000658:	482b      	ldr	r0, [pc, #172]	@ (8000708 <main+0xd0>)
 800065a:	f004 fb83 	bl	8004d64 <puts>
  printf("--------------------\n");
 800065e:	482b      	ldr	r0, [pc, #172]	@ (800070c <main+0xd4>)
 8000660:	f004 fb80 	bl	8004d64 <puts>

  printf("Starting timer channel\n");
 8000664:	482a      	ldr	r0, [pc, #168]	@ (8000710 <main+0xd8>)
 8000666:	f004 fb7d 	bl	8004d64 <puts>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800066a:	2100      	movs	r1, #0
 800066c:	4829      	ldr	r0, [pc, #164]	@ (8000714 <main+0xdc>)
 800066e:	f001 ffe1 	bl	8002634 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t now = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
  uint32_t next_tick = 1000;
 8000676:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800067a:	617b      	str	r3, [r7, #20]
  uint32_t loop_count = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
  uint32_t next_change = 0;
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]

  uint16_t pwm_value = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	817b      	strh	r3, [r7, #10]
  int8_t pwm_change = 1;
 8000688:	2301      	movs	r3, #1
 800068a:	727b      	strb	r3, [r7, #9]

  while (1)
  {
	  now = HAL_GetTick();
 800068c:	f000 fbea 	bl	8000e64 <HAL_GetTick>
 8000690:	6078      	str	r0, [r7, #4]

	  if(now >= next_tick) {
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	429a      	cmp	r2, r3
 8000698:	d314      	bcc.n	80006c4 <main+0x8c>
		  printf("Tick %lu (loop = %lu)\n", now / 1000, loop_count);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a1e      	ldr	r2, [pc, #120]	@ (8000718 <main+0xe0>)
 800069e:	fba2 2303 	umull	r2, r3, r2, r3
 80006a2:	099b      	lsrs	r3, r3, #6
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	4619      	mov	r1, r3
 80006a8:	481c      	ldr	r0, [pc, #112]	@ (800071c <main+0xe4>)
 80006aa:	f004 faf3 	bl	8004c94 <iprintf>
		  printf("PWM value %u\n", pwm_value);
 80006ae:	897b      	ldrh	r3, [r7, #10]
 80006b0:	4619      	mov	r1, r3
 80006b2:	481b      	ldr	r0, [pc, #108]	@ (8000720 <main+0xe8>)
 80006b4:	f004 faee 	bl	8004c94 <iprintf>

		  loop_count = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	613b      	str	r3, [r7, #16]
		  next_tick = now + 1000;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80006c2:	617b      	str	r3, [r7, #20]
	  }

	  if(now >= next_change) {
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d317      	bcc.n	80006fc <main+0xc4>

		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_value);
 80006cc:	4b11      	ldr	r3, [pc, #68]	@ (8000714 <main+0xdc>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	897a      	ldrh	r2, [r7, #10]
 80006d2:	635a      	str	r2, [r3, #52]	@ 0x34

		  pwm_value += pwm_change;
 80006d4:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80006d8:	b29a      	uxth	r2, r3
 80006da:	897b      	ldrh	r3, [r7, #10]
 80006dc:	4413      	add	r3, r2
 80006de:	817b      	strh	r3, [r7, #10]

		  if(pwm_value == 0) pwm_change = 1;
 80006e0:	897b      	ldrh	r3, [r7, #10]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d101      	bne.n	80006ea <main+0xb2>
 80006e6:	2301      	movs	r3, #1
 80006e8:	727b      	strb	r3, [r7, #9]
		  if(pwm_value == 1000) pwm_change = -1;
 80006ea:	897b      	ldrh	r3, [r7, #10]
 80006ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80006f0:	d101      	bne.n	80006f6 <main+0xbe>
 80006f2:	23ff      	movs	r3, #255	@ 0xff
 80006f4:	727b      	strb	r3, [r7, #9]

		  next_change = now + 100;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3364      	adds	r3, #100	@ 0x64
 80006fa:	60fb      	str	r3, [r7, #12]
	  }

	  ++loop_count;
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	3301      	adds	r3, #1
 8000700:	613b      	str	r3, [r7, #16]
	  now = HAL_GetTick();
 8000702:	e7c3      	b.n	800068c <main+0x54>
 8000704:	08005a40 	.word	0x08005a40
 8000708:	08005a44 	.word	0x08005a44
 800070c:	08005a5c 	.word	0x08005a5c
 8000710:	08005a74 	.word	0x08005a74
 8000714:	20000084 	.word	0x20000084
 8000718:	10624dd3 	.word	0x10624dd3
 800071c:	08005a8c 	.word	0x08005a8c
 8000720:	08005aa4 	.word	0x08005aa4

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b094      	sub	sp, #80	@ 0x50
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	f107 0318 	add.w	r3, r7, #24
 800072e:	2238      	movs	r2, #56	@ 0x38
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f004 fbf6 	bl	8004f24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000746:	2000      	movs	r0, #0
 8000748:	f000 feea 	bl	8001520 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800074c:	2302      	movs	r3, #2
 800074e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000750:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000754:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000756:	2340      	movs	r3, #64	@ 0x40
 8000758:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075a:	2302      	movs	r3, #2
 800075c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800075e:	2302      	movs	r3, #2
 8000760:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000762:	2304      	movs	r3, #4
 8000764:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000766:	2355      	movs	r3, #85	@ 0x55
 8000768:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076a:	2302      	movs	r3, #2
 800076c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800076e:	2302      	movs	r3, #2
 8000770:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000772:	2302      	movs	r3, #2
 8000774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000776:	f107 0318 	add.w	r3, r7, #24
 800077a:	4618      	mov	r0, r3
 800077c:	f000 ff84 	bl	8001688 <HAL_RCC_OscConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000786:	f000 f92f 	bl	80009e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078a:	230f      	movs	r3, #15
 800078c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078e:	2303      	movs	r3, #3
 8000790:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	2104      	movs	r1, #4
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 fa82 	bl	8001cac <HAL_RCC_ClockConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007ae:	f000 f91b 	bl	80009e8 <Error_Handler>
  }
}
 80007b2:	bf00      	nop
 80007b4:	3750      	adds	r7, #80	@ 0x50
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
	...

080007bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08e      	sub	sp, #56	@ 0x38
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d0:	f107 031c 	add.w	r3, r7, #28
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007dc:	463b      	mov	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]
 80007ea:	615a      	str	r2, [r3, #20]
 80007ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007ee:	4b2e      	ldr	r3, [pc, #184]	@ (80008a8 <MX_TIM2_Init+0xec>)
 80007f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1700-1;
 80007f6:	4b2c      	ldr	r3, [pc, #176]	@ (80008a8 <MX_TIM2_Init+0xec>)
 80007f8:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80007fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007fe:	4b2a      	ldr	r3, [pc, #168]	@ (80008a8 <MX_TIM2_Init+0xec>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000804:	4b28      	ldr	r3, [pc, #160]	@ (80008a8 <MX_TIM2_Init+0xec>)
 8000806:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800080a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800080c:	4b26      	ldr	r3, [pc, #152]	@ (80008a8 <MX_TIM2_Init+0xec>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000812:	4b25      	ldr	r3, [pc, #148]	@ (80008a8 <MX_TIM2_Init+0xec>)
 8000814:	2200      	movs	r2, #0
 8000816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000818:	4823      	ldr	r0, [pc, #140]	@ (80008a8 <MX_TIM2_Init+0xec>)
 800081a:	f001 fe53 	bl	80024c4 <HAL_TIM_Base_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000824:	f000 f8e0 	bl	80009e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800082c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800082e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000832:	4619      	mov	r1, r3
 8000834:	481c      	ldr	r0, [pc, #112]	@ (80008a8 <MX_TIM2_Init+0xec>)
 8000836:	f002 f911 	bl	8002a5c <HAL_TIM_ConfigClockSource>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000840:	f000 f8d2 	bl	80009e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000844:	4818      	ldr	r0, [pc, #96]	@ (80008a8 <MX_TIM2_Init+0xec>)
 8000846:	f001 fe94 	bl	8002572 <HAL_TIM_PWM_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000850:	f000 f8ca 	bl	80009e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000858:	2300      	movs	r3, #0
 800085a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	4811      	ldr	r0, [pc, #68]	@ (80008a8 <MX_TIM2_Init+0xec>)
 8000864:	f002 fe48 	bl	80034f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800086e:	f000 f8bb 	bl	80009e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000872:	2360      	movs	r3, #96	@ 0x60
 8000874:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800087a:	2300      	movs	r3, #0
 800087c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000882:	463b      	mov	r3, r7
 8000884:	2200      	movs	r2, #0
 8000886:	4619      	mov	r1, r3
 8000888:	4807      	ldr	r0, [pc, #28]	@ (80008a8 <MX_TIM2_Init+0xec>)
 800088a:	f001 ffd3 	bl	8002834 <HAL_TIM_PWM_ConfigChannel>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000894:	f000 f8a8 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000898:	4803      	ldr	r0, [pc, #12]	@ (80008a8 <MX_TIM2_Init+0xec>)
 800089a:	f000 f8ed 	bl	8000a78 <HAL_TIM_MspPostInit>

}
 800089e:	bf00      	nop
 80008a0:	3738      	adds	r7, #56	@ 0x38
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000084 	.word	0x20000084

080008ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008b0:	4b22      	ldr	r3, [pc, #136]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008b2:	4a23      	ldr	r2, [pc, #140]	@ (8000940 <MX_USART2_UART_Init+0x94>)
 80008b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80008b6:	4b21      	ldr	r3, [pc, #132]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008b8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80008bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b1f      	ldr	r3, [pc, #124]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b1c      	ldr	r3, [pc, #112]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b17      	ldr	r3, [pc, #92]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e2:	4b16      	ldr	r3, [pc, #88]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e8:	4b14      	ldr	r3, [pc, #80]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ee:	4b13      	ldr	r3, [pc, #76]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008f4:	4811      	ldr	r0, [pc, #68]	@ (800093c <MX_USART2_UART_Init+0x90>)
 80008f6:	f002 fe81 	bl	80035fc <HAL_UART_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000900:	f000 f872 	bl	80009e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000904:	2100      	movs	r1, #0
 8000906:	480d      	ldr	r0, [pc, #52]	@ (800093c <MX_USART2_UART_Init+0x90>)
 8000908:	f004 f837 	bl	800497a <HAL_UARTEx_SetTxFifoThreshold>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000912:	f000 f869 	bl	80009e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000916:	2100      	movs	r1, #0
 8000918:	4808      	ldr	r0, [pc, #32]	@ (800093c <MX_USART2_UART_Init+0x90>)
 800091a:	f004 f86c 	bl	80049f6 <HAL_UARTEx_SetRxFifoThreshold>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000924:	f000 f860 	bl	80009e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000928:	4804      	ldr	r0, [pc, #16]	@ (800093c <MX_USART2_UART_Init+0x90>)
 800092a:	f003 ffed 	bl	8004908 <HAL_UARTEx_DisableFifoMode>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000934:	f000 f858 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	200000d0 	.word	0x200000d0
 8000940:	40004400 	.word	0x40004400

08000944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b08a      	sub	sp, #40	@ 0x28
 8000948:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	f107 0314 	add.w	r3, r7, #20
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
 8000952:	605a      	str	r2, [r3, #4]
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	60da      	str	r2, [r3, #12]
 8000958:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095a:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	4a20      	ldr	r2, [pc, #128]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000960:	f043 0304 	orr.w	r3, r3, #4
 8000964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000966:	4b1e      	ldr	r3, [pc, #120]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	f003 0304 	and.w	r3, r3, #4
 800096e:	613b      	str	r3, [r7, #16]
 8000970:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000972:	4b1b      	ldr	r3, [pc, #108]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	4a1a      	ldr	r2, [pc, #104]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000978:	f043 0320 	orr.w	r3, r3, #32
 800097c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097e:	4b18      	ldr	r3, [pc, #96]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	f003 0320 	and.w	r3, r3, #32
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4b15      	ldr	r3, [pc, #84]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	4a14      	ldr	r2, [pc, #80]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000996:	4b12      	ldr	r3, [pc, #72]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	4a0e      	ldr	r2, [pc, #56]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 80009a8:	f043 0302 	orr.w	r3, r3, #2
 80009ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ae:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <MX_GPIO_Init+0x9c>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	607b      	str	r3, [r7, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009ca:	f107 0314 	add.w	r3, r7, #20
 80009ce:	4619      	mov	r1, r3
 80009d0:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <MX_GPIO_Init+0xa0>)
 80009d2:	f000 fc23 	bl	800121c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009d6:	bf00      	nop
 80009d8:	3728      	adds	r7, #40	@ 0x28
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40021000 	.word	0x40021000
 80009e4:	48000800 	.word	0x48000800

080009e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ec:	b672      	cpsid	i
}
 80009ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <Error_Handler+0x8>

080009f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <HAL_MspInit+0x44>)
 80009fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000a38 <HAL_MspInit+0x44>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <HAL_MspInit+0x44>)
 8000a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a12:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <HAL_MspInit+0x44>)
 8000a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a16:	4a08      	ldr	r2, [pc, #32]	@ (8000a38 <HAL_MspInit+0x44>)
 8000a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a1e:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_MspInit+0x44>)
 8000a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a2a:	f000 fe1d 	bl	8001668 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40021000 	.word	0x40021000

08000a3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a4c:	d10b      	bne.n	8000a66 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a4e:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <HAL_TIM_Base_MspInit+0x38>)
 8000a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a52:	4a08      	ldr	r2, [pc, #32]	@ (8000a74 <HAL_TIM_Base_MspInit+0x38>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a5a:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <HAL_TIM_Base_MspInit+0x38>)
 8000a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a66:	bf00      	nop
 8000a68:	3714      	adds	r7, #20
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	40021000 	.word	0x40021000

08000a78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 030c 	add.w	r3, r7, #12
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a98:	d11c      	bne.n	8000ad4 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <HAL_TIM_MspPostInit+0x64>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000adc <HAL_TIM_MspPostInit+0x64>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <HAL_TIM_MspPostInit+0x64>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ab2:	2320      	movs	r3, #32
 8000ab4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	4619      	mov	r1, r3
 8000acc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ad0:	f000 fba4 	bl	800121c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000ad4:	bf00      	nop
 8000ad6:	3720      	adds	r7, #32
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40021000 	.word	0x40021000

08000ae0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b09a      	sub	sp, #104	@ 0x68
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	2244      	movs	r2, #68	@ 0x44
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f004 fa0f 	bl	8004f24 <memset>
  if(huart->Instance==USART2)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a23      	ldr	r2, [pc, #140]	@ (8000b98 <HAL_UART_MspInit+0xb8>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d13e      	bne.n	8000b8e <HAL_UART_MspInit+0xae>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b10:	2302      	movs	r3, #2
 8000b12:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b18:	f107 0310 	add.w	r3, r7, #16
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f001 fae1 	bl	80020e4 <HAL_RCCEx_PeriphCLKConfig>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b28:	f7ff ff5e 	bl	80009e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b9c <HAL_UART_MspInit+0xbc>)
 8000b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b30:	4a1a      	ldr	r2, [pc, #104]	@ (8000b9c <HAL_UART_MspInit+0xbc>)
 8000b32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b38:	4b18      	ldr	r3, [pc, #96]	@ (8000b9c <HAL_UART_MspInit+0xbc>)
 8000b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b44:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <HAL_UART_MspInit+0xbc>)
 8000b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b48:	4a14      	ldr	r2, [pc, #80]	@ (8000b9c <HAL_UART_MspInit+0xbc>)
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b50:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <HAL_UART_MspInit+0xbc>)
 8000b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b5c:	230c      	movs	r3, #12
 8000b5e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b6c:	2307      	movs	r3, #7
 8000b6e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b70:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7a:	f000 fb4f 	bl	800121c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	2026      	movs	r0, #38	@ 0x26
 8000b84:	f000 fa55 	bl	8001032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b88:	2026      	movs	r0, #38	@ 0x26
 8000b8a:	f000 fa6c 	bl	8001066 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b8e:	bf00      	nop
 8000b90:	3768      	adds	r7, #104	@ 0x68
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40004400 	.word	0x40004400
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <HardFault_Handler+0x4>

08000bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <MemManage_Handler+0x4>

08000bb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <BusFault_Handler+0x4>

08000bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <UsageFault_Handler+0x4>

08000bc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf6:	f000 f923 	bl	8000e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c04:	4802      	ldr	r0, [pc, #8]	@ (8000c10 <USART2_IRQHandler+0x10>)
 8000c06:	f002 fdd7 	bl	80037b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200000d0 	.word	0x200000d0

08000c14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	e00a      	b.n	8000c3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c26:	f3af 8000 	nop.w
 8000c2a:	4601      	mov	r1, r0
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	60ba      	str	r2, [r7, #8]
 8000c32:	b2ca      	uxtb	r2, r1
 8000c34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbf0      	blt.n	8000c26 <_read+0x12>
  }

  return len;
 8000c44:	687b      	ldr	r3, [r7, #4]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b083      	sub	sp, #12
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c76:	605a      	str	r2, [r3, #4]
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <_isatty>:

int _isatty(int file)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc0:	4a14      	ldr	r2, [pc, #80]	@ (8000d14 <_sbrk+0x5c>)
 8000cc2:	4b15      	ldr	r3, [pc, #84]	@ (8000d18 <_sbrk+0x60>)
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d102      	bne.n	8000cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <_sbrk+0x64>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	@ (8000d20 <_sbrk+0x68>)
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d207      	bcs.n	8000cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce8:	f004 f96a 	bl	8004fc0 <__errno>
 8000cec:	4603      	mov	r3, r0
 8000cee:	220c      	movs	r2, #12
 8000cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cf6:	e009      	b.n	8000d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cfe:	4b07      	ldr	r3, [pc, #28]	@ (8000d1c <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <_sbrk+0x64>)
 8000d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20008000 	.word	0x20008000
 8000d18:	00000400 	.word	0x00000400
 8000d1c:	20000164 	.word	0x20000164
 8000d20:	200002b8 	.word	0x200002b8

08000d24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <SystemInit+0x20>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d2e:	4a05      	ldr	r2, [pc, #20]	@ (8000d44 <SystemInit+0x20>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d48:	480d      	ldr	r0, [pc, #52]	@ (8000d80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d4a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d4c:	f7ff ffea 	bl	8000d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d50:	480c      	ldr	r0, [pc, #48]	@ (8000d84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d52:	490d      	ldr	r1, [pc, #52]	@ (8000d88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d54:	4a0d      	ldr	r2, [pc, #52]	@ (8000d8c <LoopForever+0xe>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d58:	e002      	b.n	8000d60 <LoopCopyDataInit>

08000d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5e:	3304      	adds	r3, #4

08000d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d64:	d3f9      	bcc.n	8000d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d66:	4a0a      	ldr	r2, [pc, #40]	@ (8000d90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d68:	4c0a      	ldr	r4, [pc, #40]	@ (8000d94 <LoopForever+0x16>)
  movs r3, #0
 8000d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d6c:	e001      	b.n	8000d72 <LoopFillZerobss>

08000d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d70:	3204      	adds	r2, #4

08000d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d74:	d3fb      	bcc.n	8000d6e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d76:	f004 f929 	bl	8004fcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d7a:	f7ff fc5d 	bl	8000638 <main>

08000d7e <LoopForever>:

LoopForever:
    b LoopForever
 8000d7e:	e7fe      	b.n	8000d7e <LoopForever>
  ldr   r0, =_estack
 8000d80:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d88:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d8c:	08005b38 	.word	0x08005b38
  ldr r2, =_sbss
 8000d90:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d94:	200002b8 	.word	0x200002b8

08000d98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC1_2_IRQHandler>

08000d9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000da4:	2003      	movs	r0, #3
 8000da6:	f000 f939 	bl	800101c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000daa:	2000      	movs	r0, #0
 8000dac:	f000 f80e 	bl	8000dcc <HAL_InitTick>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d002      	beq.n	8000dbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	e001      	b.n	8000dc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000dbc:	f7ff fe1a 	bl	80009f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000dc0:	79fb      	ldrb	r3, [r7, #7]

}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000dd8:	4b16      	ldr	r3, [pc, #88]	@ (8000e34 <HAL_InitTick+0x68>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d022      	beq.n	8000e26 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000de0:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <HAL_InitTick+0x6c>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <HAL_InitTick+0x68>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000dec:	fbb1 f3f3 	udiv	r3, r1, r3
 8000df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 f944 	bl	8001082 <HAL_SYSTICK_Config>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d10f      	bne.n	8000e20 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b0f      	cmp	r3, #15
 8000e04:	d809      	bhi.n	8000e1a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e06:	2200      	movs	r2, #0
 8000e08:	6879      	ldr	r1, [r7, #4]
 8000e0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e0e:	f000 f910 	bl	8001032 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <HAL_InitTick+0x70>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6013      	str	r3, [r2, #0]
 8000e18:	e007      	b.n	8000e2a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	73fb      	strb	r3, [r7, #15]
 8000e1e:	e004      	b.n	8000e2a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	73fb      	strb	r3, [r7, #15]
 8000e24:	e001      	b.n	8000e2a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000008 	.word	0x20000008
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	20000004 	.word	0x20000004

08000e40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e44:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <HAL_IncTick+0x1c>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <HAL_IncTick+0x20>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	4a03      	ldr	r2, [pc, #12]	@ (8000e5c <HAL_IncTick+0x1c>)
 8000e50:	6013      	str	r3, [r2, #0]
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	20000168 	.word	0x20000168
 8000e60:	20000008 	.word	0x20000008

08000e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return uwTick;
 8000e68:	4b03      	ldr	r3, [pc, #12]	@ (8000e78 <HAL_GetTick+0x14>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20000168 	.word	0x20000168

08000e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e98:	4013      	ands	r3, r2
 8000e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eae:	4a04      	ldr	r2, [pc, #16]	@ (8000ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	60d3      	str	r3, [r2, #12]
}
 8000eb4:	bf00      	nop
 8000eb6:	3714      	adds	r7, #20
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec8:	4b04      	ldr	r3, [pc, #16]	@ (8000edc <__NVIC_GetPriorityGrouping+0x18>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	0a1b      	lsrs	r3, r3, #8
 8000ece:	f003 0307 	and.w	r3, r3, #7
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	db0b      	blt.n	8000f0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	f003 021f 	and.w	r2, r3, #31
 8000ef8:	4907      	ldr	r1, [pc, #28]	@ (8000f18 <__NVIC_EnableIRQ+0x38>)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	095b      	lsrs	r3, r3, #5
 8000f00:	2001      	movs	r0, #1
 8000f02:	fa00 f202 	lsl.w	r2, r0, r2
 8000f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000e100 	.word	0xe000e100

08000f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	6039      	str	r1, [r7, #0]
 8000f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db0a      	blt.n	8000f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	490c      	ldr	r1, [pc, #48]	@ (8000f68 <__NVIC_SetPriority+0x4c>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	0112      	lsls	r2, r2, #4
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	440b      	add	r3, r1
 8000f40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f44:	e00a      	b.n	8000f5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4908      	ldr	r1, [pc, #32]	@ (8000f6c <__NVIC_SetPriority+0x50>)
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	3b04      	subs	r3, #4
 8000f54:	0112      	lsls	r2, r2, #4
 8000f56:	b2d2      	uxtb	r2, r2
 8000f58:	440b      	add	r3, r1
 8000f5a:	761a      	strb	r2, [r3, #24]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	e000e100 	.word	0xe000e100
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	@ 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	f1c3 0307 	rsb	r3, r3, #7
 8000f8a:	2b04      	cmp	r3, #4
 8000f8c:	bf28      	it	cs
 8000f8e:	2304      	movcs	r3, #4
 8000f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	3304      	adds	r3, #4
 8000f96:	2b06      	cmp	r3, #6
 8000f98:	d902      	bls.n	8000fa0 <NVIC_EncodePriority+0x30>
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	3b03      	subs	r3, #3
 8000f9e:	e000      	b.n	8000fa2 <NVIC_EncodePriority+0x32>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43da      	mvns	r2, r3
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	401a      	ands	r2, r3
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc2:	43d9      	mvns	r1, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	4313      	orrs	r3, r2
         );
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3724      	adds	r7, #36	@ 0x24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
	...

08000fd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fe8:	d301      	bcc.n	8000fee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fea:	2301      	movs	r3, #1
 8000fec:	e00f      	b.n	800100e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fee:	4a0a      	ldr	r2, [pc, #40]	@ (8001018 <SysTick_Config+0x40>)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ff6:	210f      	movs	r1, #15
 8000ff8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ffc:	f7ff ff8e 	bl	8000f1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001000:	4b05      	ldr	r3, [pc, #20]	@ (8001018 <SysTick_Config+0x40>)
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001006:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <SysTick_Config+0x40>)
 8001008:	2207      	movs	r2, #7
 800100a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	e000e010 	.word	0xe000e010

0800101c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f7ff ff29 	bl	8000e7c <__NVIC_SetPriorityGrouping>
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b086      	sub	sp, #24
 8001036:	af00      	add	r7, sp, #0
 8001038:	4603      	mov	r3, r0
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
 800103e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001040:	f7ff ff40 	bl	8000ec4 <__NVIC_GetPriorityGrouping>
 8001044:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	68b9      	ldr	r1, [r7, #8]
 800104a:	6978      	ldr	r0, [r7, #20]
 800104c:	f7ff ff90 	bl	8000f70 <NVIC_EncodePriority>
 8001050:	4602      	mov	r2, r0
 8001052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff5f 	bl	8000f1c <__NVIC_SetPriority>
}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff33 	bl	8000ee0 <__NVIC_EnableIRQ>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ffa4 	bl	8000fd8 <SysTick_Config>
 8001090:	4603      	mov	r3, r0
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800109a:	b480      	push	{r7}
 800109c:	b085      	sub	sp, #20
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d005      	beq.n	80010be <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2204      	movs	r2, #4
 80010b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e037      	b.n	800112e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f022 020e 	bic.w	r2, r2, #14
 80010cc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80010dc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f022 0201 	bic.w	r2, r2, #1
 80010ec:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f2:	f003 021f 	and.w	r2, r3, #31
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	2101      	movs	r1, #1
 80010fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001100:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800110a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001110:	2b00      	cmp	r3, #0
 8001112:	d00c      	beq.n	800112e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800111e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001122:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800112c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2201      	movs	r2, #1
 8001132:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2200      	movs	r2, #0
 800113a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800113e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3714      	adds	r7, #20
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001154:	2300      	movs	r3, #0
 8001156:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d00d      	beq.n	8001180 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2204      	movs	r2, #4
 8001168:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2201      	movs	r2, #1
 800116e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	e047      	b.n	8001210 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f022 020e 	bic.w	r2, r2, #14
 800118e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f022 0201 	bic.w	r2, r2, #1
 800119e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011bc:	2101      	movs	r1, #1
 80011be:	fa01 f202 	lsl.w	r2, r1, r2
 80011c2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80011cc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d00c      	beq.n	80011f0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80011ee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	4798      	blx	r3
    }
  }
  return status;
 8001210:	7bfb      	ldrb	r3, [r7, #15]
}
 8001212:	4618      	mov	r0, r3
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800121c:	b480      	push	{r7}
 800121e:	b087      	sub	sp, #28
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800122a:	e15a      	b.n	80014e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	2101      	movs	r1, #1
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	fa01 f303 	lsl.w	r3, r1, r3
 8001238:	4013      	ands	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 814c 	beq.w	80014dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 0303 	and.w	r3, r3, #3
 800124c:	2b01      	cmp	r3, #1
 800124e:	d005      	beq.n	800125c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001258:	2b02      	cmp	r3, #2
 800125a:	d130      	bne.n	80012be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	2203      	movs	r2, #3
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	4013      	ands	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	68da      	ldr	r2, [r3, #12]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	4313      	orrs	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001292:	2201      	movs	r2, #1
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43db      	mvns	r3, r3
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	4013      	ands	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	091b      	lsrs	r3, r3, #4
 80012a8:	f003 0201 	and.w	r2, r3, #1
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d017      	beq.n	80012fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	2203      	movs	r2, #3
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	fa02 f303 	lsl.w	r3, r2, r3
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d123      	bne.n	800134e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	08da      	lsrs	r2, r3, #3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3208      	adds	r2, #8
 800130e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001312:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	220f      	movs	r2, #15
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	4013      	ands	r3, r2
 8001328:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	691a      	ldr	r2, [r3, #16]
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	08da      	lsrs	r2, r3, #3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3208      	adds	r2, #8
 8001348:	6939      	ldr	r1, [r7, #16]
 800134a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	2203      	movs	r2, #3
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	43db      	mvns	r3, r3
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	4013      	ands	r3, r2
 8001364:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f003 0203 	and.w	r2, r3, #3
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	4313      	orrs	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800138a:	2b00      	cmp	r3, #0
 800138c:	f000 80a6 	beq.w	80014dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001390:	4b5b      	ldr	r3, [pc, #364]	@ (8001500 <HAL_GPIO_Init+0x2e4>)
 8001392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001394:	4a5a      	ldr	r2, [pc, #360]	@ (8001500 <HAL_GPIO_Init+0x2e4>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6613      	str	r3, [r2, #96]	@ 0x60
 800139c:	4b58      	ldr	r3, [pc, #352]	@ (8001500 <HAL_GPIO_Init+0x2e4>)
 800139e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013a8:	4a56      	ldr	r2, [pc, #344]	@ (8001504 <HAL_GPIO_Init+0x2e8>)
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	089b      	lsrs	r3, r3, #2
 80013ae:	3302      	adds	r3, #2
 80013b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	220f      	movs	r2, #15
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4013      	ands	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80013d2:	d01f      	beq.n	8001414 <HAL_GPIO_Init+0x1f8>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a4c      	ldr	r2, [pc, #304]	@ (8001508 <HAL_GPIO_Init+0x2ec>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d019      	beq.n	8001410 <HAL_GPIO_Init+0x1f4>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a4b      	ldr	r2, [pc, #300]	@ (800150c <HAL_GPIO_Init+0x2f0>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d013      	beq.n	800140c <HAL_GPIO_Init+0x1f0>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a4a      	ldr	r2, [pc, #296]	@ (8001510 <HAL_GPIO_Init+0x2f4>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d00d      	beq.n	8001408 <HAL_GPIO_Init+0x1ec>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a49      	ldr	r2, [pc, #292]	@ (8001514 <HAL_GPIO_Init+0x2f8>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d007      	beq.n	8001404 <HAL_GPIO_Init+0x1e8>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a48      	ldr	r2, [pc, #288]	@ (8001518 <HAL_GPIO_Init+0x2fc>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d101      	bne.n	8001400 <HAL_GPIO_Init+0x1e4>
 80013fc:	2305      	movs	r3, #5
 80013fe:	e00a      	b.n	8001416 <HAL_GPIO_Init+0x1fa>
 8001400:	2306      	movs	r3, #6
 8001402:	e008      	b.n	8001416 <HAL_GPIO_Init+0x1fa>
 8001404:	2304      	movs	r3, #4
 8001406:	e006      	b.n	8001416 <HAL_GPIO_Init+0x1fa>
 8001408:	2303      	movs	r3, #3
 800140a:	e004      	b.n	8001416 <HAL_GPIO_Init+0x1fa>
 800140c:	2302      	movs	r3, #2
 800140e:	e002      	b.n	8001416 <HAL_GPIO_Init+0x1fa>
 8001410:	2301      	movs	r3, #1
 8001412:	e000      	b.n	8001416 <HAL_GPIO_Init+0x1fa>
 8001414:	2300      	movs	r3, #0
 8001416:	697a      	ldr	r2, [r7, #20]
 8001418:	f002 0203 	and.w	r2, r2, #3
 800141c:	0092      	lsls	r2, r2, #2
 800141e:	4093      	lsls	r3, r2
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	4313      	orrs	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001426:	4937      	ldr	r1, [pc, #220]	@ (8001504 <HAL_GPIO_Init+0x2e8>)
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	089b      	lsrs	r3, r3, #2
 800142c:	3302      	adds	r3, #2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001434:	4b39      	ldr	r3, [pc, #228]	@ (800151c <HAL_GPIO_Init+0x300>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	43db      	mvns	r3, r3
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	4013      	ands	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800144c:	2b00      	cmp	r3, #0
 800144e:	d003      	beq.n	8001458 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001450:	693a      	ldr	r2, [r7, #16]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	4313      	orrs	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001458:	4a30      	ldr	r2, [pc, #192]	@ (800151c <HAL_GPIO_Init+0x300>)
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800145e:	4b2f      	ldr	r3, [pc, #188]	@ (800151c <HAL_GPIO_Init+0x300>)
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	43db      	mvns	r3, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4013      	ands	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d003      	beq.n	8001482 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4313      	orrs	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001482:	4a26      	ldr	r2, [pc, #152]	@ (800151c <HAL_GPIO_Init+0x300>)
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001488:	4b24      	ldr	r3, [pc, #144]	@ (800151c <HAL_GPIO_Init+0x300>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	43db      	mvns	r3, r3
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	4013      	ands	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014ac:	4a1b      	ldr	r2, [pc, #108]	@ (800151c <HAL_GPIO_Init+0x300>)
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_GPIO_Init+0x300>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	43db      	mvns	r3, r3
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d003      	beq.n	80014d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80014d6:	4a11      	ldr	r2, [pc, #68]	@ (800151c <HAL_GPIO_Init+0x300>)
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	3301      	adds	r3, #1
 80014e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	fa22 f303 	lsr.w	r3, r2, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	f47f ae9d 	bne.w	800122c <HAL_GPIO_Init+0x10>
  }
}
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
 80014f6:	371c      	adds	r7, #28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000
 8001504:	40010000 	.word	0x40010000
 8001508:	48000400 	.word	0x48000400
 800150c:	48000800 	.word	0x48000800
 8001510:	48000c00 	.word	0x48000c00
 8001514:	48001000 	.word	0x48001000
 8001518:	48001400 	.word	0x48001400
 800151c:	40010400 	.word	0x40010400

08001520 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d141      	bne.n	80015b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800152e:	4b4b      	ldr	r3, [pc, #300]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800153a:	d131      	bne.n	80015a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800153c:	4b47      	ldr	r3, [pc, #284]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800153e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001542:	4a46      	ldr	r2, [pc, #280]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001548:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800154c:	4b43      	ldr	r3, [pc, #268]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001554:	4a41      	ldr	r2, [pc, #260]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800155a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800155c:	4b40      	ldr	r3, [pc, #256]	@ (8001660 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2232      	movs	r2, #50	@ 0x32
 8001562:	fb02 f303 	mul.w	r3, r2, r3
 8001566:	4a3f      	ldr	r2, [pc, #252]	@ (8001664 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001568:	fba2 2303 	umull	r2, r3, r2, r3
 800156c:	0c9b      	lsrs	r3, r3, #18
 800156e:	3301      	adds	r3, #1
 8001570:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001572:	e002      	b.n	800157a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	3b01      	subs	r3, #1
 8001578:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800157a:	4b38      	ldr	r3, [pc, #224]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001586:	d102      	bne.n	800158e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f2      	bne.n	8001574 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800158e:	4b33      	ldr	r3, [pc, #204]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159a:	d158      	bne.n	800164e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e057      	b.n	8001650 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015a0:	4b2e      	ldr	r3, [pc, #184]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015a6:	4a2d      	ldr	r2, [pc, #180]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80015b0:	e04d      	b.n	800164e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015b8:	d141      	bne.n	800163e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80015ba:	4b28      	ldr	r3, [pc, #160]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80015c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015c6:	d131      	bne.n	800162c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015c8:	4b24      	ldr	r3, [pc, #144]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015ce:	4a23      	ldr	r2, [pc, #140]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015d8:	4b20      	ldr	r3, [pc, #128]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015e0:	4a1e      	ldr	r2, [pc, #120]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80015e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2232      	movs	r2, #50	@ 0x32
 80015ee:	fb02 f303 	mul.w	r3, r2, r3
 80015f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001664 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80015f4:	fba2 2303 	umull	r2, r3, r2, r3
 80015f8:	0c9b      	lsrs	r3, r3, #18
 80015fa:	3301      	adds	r3, #1
 80015fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80015fe:	e002      	b.n	8001606 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	3b01      	subs	r3, #1
 8001604:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001606:	4b15      	ldr	r3, [pc, #84]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800160e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001612:	d102      	bne.n	800161a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f2      	bne.n	8001600 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800161a:	4b10      	ldr	r3, [pc, #64]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800161c:	695b      	ldr	r3, [r3, #20]
 800161e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001626:	d112      	bne.n	800164e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e011      	b.n	8001650 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800162c:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800162e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001632:	4a0a      	ldr	r2, [pc, #40]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001638:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800163c:	e007      	b.n	800164e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800163e:	4b07      	ldr	r3, [pc, #28]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001646:	4a05      	ldr	r2, [pc, #20]	@ (800165c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001648:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800164c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800164e:	2300      	movs	r3, #0
}
 8001650:	4618      	mov	r0, r3
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	40007000 	.word	0x40007000
 8001660:	20000000 	.word	0x20000000
 8001664:	431bde83 	.word	0x431bde83

08001668 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800166c:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	4a04      	ldr	r2, [pc, #16]	@ (8001684 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001672:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001676:	6093      	str	r3, [r2, #8]
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40007000 	.word	0x40007000

08001688 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e2fe      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d075      	beq.n	8001792 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016a6:	4b97      	ldr	r3, [pc, #604]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f003 030c 	and.w	r3, r3, #12
 80016ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016b0:	4b94      	ldr	r3, [pc, #592]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	f003 0303 	and.w	r3, r3, #3
 80016b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	2b0c      	cmp	r3, #12
 80016be:	d102      	bne.n	80016c6 <HAL_RCC_OscConfig+0x3e>
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	2b03      	cmp	r3, #3
 80016c4:	d002      	beq.n	80016cc <HAL_RCC_OscConfig+0x44>
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	2b08      	cmp	r3, #8
 80016ca:	d10b      	bne.n	80016e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016cc:	4b8d      	ldr	r3, [pc, #564]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d05b      	beq.n	8001790 <HAL_RCC_OscConfig+0x108>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d157      	bne.n	8001790 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e2d9      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016ec:	d106      	bne.n	80016fc <HAL_RCC_OscConfig+0x74>
 80016ee:	4b85      	ldr	r3, [pc, #532]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a84      	ldr	r2, [pc, #528]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80016f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016f8:	6013      	str	r3, [r2, #0]
 80016fa:	e01d      	b.n	8001738 <HAL_RCC_OscConfig+0xb0>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001704:	d10c      	bne.n	8001720 <HAL_RCC_OscConfig+0x98>
 8001706:	4b7f      	ldr	r3, [pc, #508]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a7e      	ldr	r2, [pc, #504]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800170c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001710:	6013      	str	r3, [r2, #0]
 8001712:	4b7c      	ldr	r3, [pc, #496]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a7b      	ldr	r2, [pc, #492]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001718:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800171c:	6013      	str	r3, [r2, #0]
 800171e:	e00b      	b.n	8001738 <HAL_RCC_OscConfig+0xb0>
 8001720:	4b78      	ldr	r3, [pc, #480]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a77      	ldr	r2, [pc, #476]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800172a:	6013      	str	r3, [r2, #0]
 800172c:	4b75      	ldr	r3, [pc, #468]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a74      	ldr	r2, [pc, #464]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001732:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001736:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d013      	beq.n	8001768 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001740:	f7ff fb90 	bl	8000e64 <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001746:	e008      	b.n	800175a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001748:	f7ff fb8c 	bl	8000e64 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b64      	cmp	r3, #100	@ 0x64
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e29e      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800175a:	4b6a      	ldr	r3, [pc, #424]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0f0      	beq.n	8001748 <HAL_RCC_OscConfig+0xc0>
 8001766:	e014      	b.n	8001792 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001768:	f7ff fb7c 	bl	8000e64 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001770:	f7ff fb78 	bl	8000e64 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b64      	cmp	r3, #100	@ 0x64
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e28a      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001782:	4b60      	ldr	r3, [pc, #384]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1f0      	bne.n	8001770 <HAL_RCC_OscConfig+0xe8>
 800178e:	e000      	b.n	8001792 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001790:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d075      	beq.n	800188a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800179e:	4b59      	ldr	r3, [pc, #356]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f003 030c 	and.w	r3, r3, #12
 80017a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017a8:	4b56      	ldr	r3, [pc, #344]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	2b0c      	cmp	r3, #12
 80017b6:	d102      	bne.n	80017be <HAL_RCC_OscConfig+0x136>
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d002      	beq.n	80017c4 <HAL_RCC_OscConfig+0x13c>
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	d11f      	bne.n	8001804 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d005      	beq.n	80017dc <HAL_RCC_OscConfig+0x154>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e25d      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017dc:	4b49      	ldr	r3, [pc, #292]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	061b      	lsls	r3, r3, #24
 80017ea:	4946      	ldr	r1, [pc, #280]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80017f0:	4b45      	ldr	r3, [pc, #276]	@ (8001908 <HAL_RCC_OscConfig+0x280>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fae9 	bl	8000dcc <HAL_InitTick>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d043      	beq.n	8001888 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e249      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d023      	beq.n	8001854 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180c:	4b3d      	ldr	r3, [pc, #244]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a3c      	ldr	r2, [pc, #240]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001818:	f7ff fb24 	bl	8000e64 <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001820:	f7ff fb20 	bl	8000e64 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e232      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001832:	4b34      	ldr	r3, [pc, #208]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183e:	4b31      	ldr	r3, [pc, #196]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	061b      	lsls	r3, r3, #24
 800184c:	492d      	ldr	r1, [pc, #180]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800184e:	4313      	orrs	r3, r2
 8001850:	604b      	str	r3, [r1, #4]
 8001852:	e01a      	b.n	800188a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001854:	4b2b      	ldr	r3, [pc, #172]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a2a      	ldr	r2, [pc, #168]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800185a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800185e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001860:	f7ff fb00 	bl	8000e64 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001868:	f7ff fafc 	bl	8000e64 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e20e      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800187a:	4b22      	ldr	r3, [pc, #136]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1f0      	bne.n	8001868 <HAL_RCC_OscConfig+0x1e0>
 8001886:	e000      	b.n	800188a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001888:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	2b00      	cmp	r3, #0
 8001894:	d041      	beq.n	800191a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d01c      	beq.n	80018d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800189e:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80018a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018a4:	4a17      	ldr	r2, [pc, #92]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ae:	f7ff fad9 	bl	8000e64 <HAL_GetTick>
 80018b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b6:	f7ff fad5 	bl	8000e64 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e1e7      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80018ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0ef      	beq.n	80018b6 <HAL_RCC_OscConfig+0x22e>
 80018d6:	e020      	b.n	800191a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80018da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018de:	4a09      	ldr	r2, [pc, #36]	@ (8001904 <HAL_RCC_OscConfig+0x27c>)
 80018e0:	f023 0301 	bic.w	r3, r3, #1
 80018e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e8:	f7ff fabc 	bl	8000e64 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018ee:	e00d      	b.n	800190c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018f0:	f7ff fab8 	bl	8000e64 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d906      	bls.n	800190c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e1ca      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000
 8001908:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800190c:	4b8c      	ldr	r3, [pc, #560]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 800190e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1ea      	bne.n	80018f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0304 	and.w	r3, r3, #4
 8001922:	2b00      	cmp	r3, #0
 8001924:	f000 80a6 	beq.w	8001a74 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001928:	2300      	movs	r3, #0
 800192a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800192c:	4b84      	ldr	r3, [pc, #528]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 800192e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_RCC_OscConfig+0x2b4>
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <HAL_RCC_OscConfig+0x2b6>
 800193c:	2300      	movs	r3, #0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00d      	beq.n	800195e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	4b7f      	ldr	r3, [pc, #508]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	4a7e      	ldr	r2, [pc, #504]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800194c:	6593      	str	r3, [r2, #88]	@ 0x58
 800194e:	4b7c      	ldr	r3, [pc, #496]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800195a:	2301      	movs	r3, #1
 800195c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800195e:	4b79      	ldr	r3, [pc, #484]	@ (8001b44 <HAL_RCC_OscConfig+0x4bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001966:	2b00      	cmp	r3, #0
 8001968:	d118      	bne.n	800199c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800196a:	4b76      	ldr	r3, [pc, #472]	@ (8001b44 <HAL_RCC_OscConfig+0x4bc>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a75      	ldr	r2, [pc, #468]	@ (8001b44 <HAL_RCC_OscConfig+0x4bc>)
 8001970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001976:	f7ff fa75 	bl	8000e64 <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800197e:	f7ff fa71 	bl	8000e64 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e183      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001990:	4b6c      	ldr	r3, [pc, #432]	@ (8001b44 <HAL_RCC_OscConfig+0x4bc>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001998:	2b00      	cmp	r3, #0
 800199a:	d0f0      	beq.n	800197e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d108      	bne.n	80019b6 <HAL_RCC_OscConfig+0x32e>
 80019a4:	4b66      	ldr	r3, [pc, #408]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019aa:	4a65      	ldr	r2, [pc, #404]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019b4:	e024      	b.n	8001a00 <HAL_RCC_OscConfig+0x378>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b05      	cmp	r3, #5
 80019bc:	d110      	bne.n	80019e0 <HAL_RCC_OscConfig+0x358>
 80019be:	4b60      	ldr	r3, [pc, #384]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019c4:	4a5e      	ldr	r2, [pc, #376]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019c6:	f043 0304 	orr.w	r3, r3, #4
 80019ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019ce:	4b5c      	ldr	r3, [pc, #368]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019de:	e00f      	b.n	8001a00 <HAL_RCC_OscConfig+0x378>
 80019e0:	4b57      	ldr	r3, [pc, #348]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019e6:	4a56      	ldr	r2, [pc, #344]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019e8:	f023 0301 	bic.w	r3, r3, #1
 80019ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019f0:	4b53      	ldr	r3, [pc, #332]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019f6:	4a52      	ldr	r2, [pc, #328]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 80019f8:	f023 0304 	bic.w	r3, r3, #4
 80019fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d016      	beq.n	8001a36 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a08:	f7ff fa2c 	bl	8000e64 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a0e:	e00a      	b.n	8001a26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a10:	f7ff fa28 	bl	8000e64 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e138      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a26:	4b46      	ldr	r3, [pc, #280]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0ed      	beq.n	8001a10 <HAL_RCC_OscConfig+0x388>
 8001a34:	e015      	b.n	8001a62 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a36:	f7ff fa15 	bl	8000e64 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a3c:	e00a      	b.n	8001a54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3e:	f7ff fa11 	bl	8000e64 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e121      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a54:	4b3a      	ldr	r3, [pc, #232]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1ed      	bne.n	8001a3e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a62:	7ffb      	ldrb	r3, [r7, #31]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d105      	bne.n	8001a74 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a68:	4b35      	ldr	r3, [pc, #212]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6c:	4a34      	ldr	r2, [pc, #208]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001a6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0320 	and.w	r3, r3, #32
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d03c      	beq.n	8001afa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d01c      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a88:	4b2d      	ldr	r3, [pc, #180]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001a8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a98:	f7ff f9e4 	bl	8000e64 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001aa0:	f7ff f9e0 	bl	8000e64 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e0f2      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ab2:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001ab4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0ef      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x418>
 8001ac0:	e01b      	b.n	8001afa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001ac4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad2:	f7ff f9c7 	bl	8000e64 <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ada:	f7ff f9c3 	bl	8000e64 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e0d5      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001aec:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001aee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1ef      	bne.n	8001ada <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 80c9 	beq.w	8001c96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b04:	4b0e      	ldr	r3, [pc, #56]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 030c 	and.w	r3, r3, #12
 8001b0c:	2b0c      	cmp	r3, #12
 8001b0e:	f000 8083 	beq.w	8001c18 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d15e      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a08      	ldr	r2, [pc, #32]	@ (8001b40 <HAL_RCC_OscConfig+0x4b8>)
 8001b20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b26:	f7ff f99d 	bl	8000e64 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b2c:	e00c      	b.n	8001b48 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2e:	f7ff f999 	bl	8000e64 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d905      	bls.n	8001b48 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e0ab      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b48:	4b55      	ldr	r3, [pc, #340]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1ec      	bne.n	8001b2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b54:	4b52      	ldr	r3, [pc, #328]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	4b52      	ldr	r3, [pc, #328]	@ (8001ca4 <HAL_RCC_OscConfig+0x61c>)
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	6a11      	ldr	r1, [r2, #32]
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b64:	3a01      	subs	r2, #1
 8001b66:	0112      	lsls	r2, r2, #4
 8001b68:	4311      	orrs	r1, r2
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001b6e:	0212      	lsls	r2, r2, #8
 8001b70:	4311      	orrs	r1, r2
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b76:	0852      	lsrs	r2, r2, #1
 8001b78:	3a01      	subs	r2, #1
 8001b7a:	0552      	lsls	r2, r2, #21
 8001b7c:	4311      	orrs	r1, r2
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b82:	0852      	lsrs	r2, r2, #1
 8001b84:	3a01      	subs	r2, #1
 8001b86:	0652      	lsls	r2, r2, #25
 8001b88:	4311      	orrs	r1, r2
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b8e:	06d2      	lsls	r2, r2, #27
 8001b90:	430a      	orrs	r2, r1
 8001b92:	4943      	ldr	r1, [pc, #268]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b98:	4b41      	ldr	r3, [pc, #260]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a40      	ldr	r2, [pc, #256]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ba2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ba4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	4a3d      	ldr	r2, [pc, #244]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb0:	f7ff f958 	bl	8000e64 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb8:	f7ff f954 	bl	8000e64 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e066      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bca:	4b35      	ldr	r3, [pc, #212]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d0f0      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x530>
 8001bd6:	e05e      	b.n	8001c96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd8:	4b31      	ldr	r3, [pc, #196]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a30      	ldr	r2, [pc, #192]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001be2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	f7ff f93e 	bl	8000e64 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bec:	f7ff f93a 	bl	8000e64 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e04c      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bfe:	4b28      	ldr	r3, [pc, #160]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001c0a:	4b25      	ldr	r3, [pc, #148]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	4924      	ldr	r1, [pc, #144]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001c10:	4b25      	ldr	r3, [pc, #148]	@ (8001ca8 <HAL_RCC_OscConfig+0x620>)
 8001c12:	4013      	ands	r3, r2
 8001c14:	60cb      	str	r3, [r1, #12]
 8001c16:	e03e      	b.n	8001c96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d101      	bne.n	8001c24 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e039      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001c24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca0 <HAL_RCC_OscConfig+0x618>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	f003 0203 	and.w	r2, r3, #3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d12c      	bne.n	8001c92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c42:	3b01      	subs	r3, #1
 8001c44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d123      	bne.n	8001c92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d11b      	bne.n	8001c92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d113      	bne.n	8001c92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c74:	085b      	lsrs	r3, r3, #1
 8001c76:	3b01      	subs	r3, #1
 8001c78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d109      	bne.n	8001c92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c88:	085b      	lsrs	r3, r3, #1
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d001      	beq.n	8001c96 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e000      	b.n	8001c98 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	019f800c 	.word	0x019f800c
 8001ca8:	feeefffc 	.word	0xfeeefffc

08001cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e11e      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b91      	ldr	r3, [pc, #580]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d910      	bls.n	8001cf4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b8e      	ldr	r3, [pc, #568]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 020f 	bic.w	r2, r3, #15
 8001cda:	498c      	ldr	r1, [pc, #560]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b8a      	ldr	r3, [pc, #552]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e106      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d073      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	d129      	bne.n	8001d5c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d08:	4b81      	ldr	r3, [pc, #516]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d101      	bne.n	8001d18 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e0f4      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001d18:	f000 f99e 	bl	8002058 <RCC_GetSysClockFreqFromPLLSource>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	4a7c      	ldr	r2, [pc, #496]	@ (8001f14 <HAL_RCC_ClockConfig+0x268>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d93f      	bls.n	8001da6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001d26:	4b7a      	ldr	r3, [pc, #488]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d009      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d033      	beq.n	8001da6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d12f      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001d46:	4b72      	ldr	r3, [pc, #456]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d4e:	4a70      	ldr	r2, [pc, #448]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001d56:	2380      	movs	r3, #128	@ 0x80
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	e024      	b.n	8001da6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d107      	bne.n	8001d74 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d64:	4b6a      	ldr	r3, [pc, #424]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d109      	bne.n	8001d84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e0c6      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d74:	4b66      	ldr	r3, [pc, #408]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0be      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001d84:	f000 f8ce 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	4a61      	ldr	r2, [pc, #388]	@ (8001f14 <HAL_RCC_ClockConfig+0x268>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d909      	bls.n	8001da6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001d92:	4b5f      	ldr	r3, [pc, #380]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d9a:	4a5d      	ldr	r2, [pc, #372]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001d9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001da0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001da2:	2380      	movs	r3, #128	@ 0x80
 8001da4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001da6:	4b5a      	ldr	r3, [pc, #360]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f023 0203 	bic.w	r2, r3, #3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	4957      	ldr	r1, [pc, #348]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001db8:	f7ff f854 	bl	8000e64 <HAL_GetTick>
 8001dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbe:	e00a      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc0:	f7ff f850 	bl	8000e64 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e095      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd6:	4b4e      	ldr	r3, [pc, #312]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 020c 	and.w	r2, r3, #12
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d1eb      	bne.n	8001dc0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d023      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d005      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e00:	4b43      	ldr	r3, [pc, #268]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	4a42      	ldr	r2, [pc, #264]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d007      	beq.n	8001e28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001e18:	4b3d      	ldr	r3, [pc, #244]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001e20:	4a3b      	ldr	r2, [pc, #236]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e28:	4b39      	ldr	r3, [pc, #228]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	4936      	ldr	r1, [pc, #216]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	608b      	str	r3, [r1, #8]
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	2b80      	cmp	r3, #128	@ 0x80
 8001e40:	d105      	bne.n	8001e4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001e42:	4b33      	ldr	r3, [pc, #204]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	4a32      	ldr	r2, [pc, #200]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001e48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d21d      	bcs.n	8001e98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f023 020f 	bic.w	r2, r3, #15
 8001e64:	4929      	ldr	r1, [pc, #164]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e6c:	f7fe fffa 	bl	8000e64 <HAL_GetTick>
 8001e70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e72:	e00a      	b.n	8001e8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e74:	f7fe fff6 	bl	8000e64 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e03b      	b.n	8001f02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e8a:	4b20      	ldr	r3, [pc, #128]	@ (8001f0c <HAL_RCC_ClockConfig+0x260>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d1ed      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d008      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	4917      	ldr	r1, [pc, #92]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0308 	and.w	r3, r3, #8
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d009      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	490f      	ldr	r1, [pc, #60]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ed6:	f000 f825 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8001eda:	4602      	mov	r2, r0
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <HAL_RCC_ClockConfig+0x264>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	091b      	lsrs	r3, r3, #4
 8001ee2:	f003 030f 	and.w	r3, r3, #15
 8001ee6:	490c      	ldr	r1, [pc, #48]	@ (8001f18 <HAL_RCC_ClockConfig+0x26c>)
 8001ee8:	5ccb      	ldrb	r3, [r1, r3]
 8001eea:	f003 031f 	and.w	r3, r3, #31
 8001eee:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <HAL_RCC_ClockConfig+0x270>)
 8001ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_RCC_ClockConfig+0x274>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe ff66 	bl	8000dcc <HAL_InitTick>
 8001f00:	4603      	mov	r3, r0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3718      	adds	r7, #24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40022000 	.word	0x40022000
 8001f10:	40021000 	.word	0x40021000
 8001f14:	04c4b400 	.word	0x04c4b400
 8001f18:	08005ab4 	.word	0x08005ab4
 8001f1c:	20000000 	.word	0x20000000
 8001f20:	20000004 	.word	0x20000004

08001f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	d102      	bne.n	8001f3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f36:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	e047      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001f3c:	4b27      	ldr	r3, [pc, #156]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d102      	bne.n	8001f4e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f48:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	e03e      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001f4e:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 030c 	and.w	r3, r3, #12
 8001f56:	2b0c      	cmp	r3, #12
 8001f58:	d136      	bne.n	8001fc8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f5a:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f64:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	091b      	lsrs	r3, r3, #4
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	3301      	adds	r3, #1
 8001f70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2b03      	cmp	r3, #3
 8001f76:	d10c      	bne.n	8001f92 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f78:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f80:	4a16      	ldr	r2, [pc, #88]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f82:	68d2      	ldr	r2, [r2, #12]
 8001f84:	0a12      	lsrs	r2, r2, #8
 8001f86:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f8a:	fb02 f303 	mul.w	r3, r2, r3
 8001f8e:	617b      	str	r3, [r7, #20]
      break;
 8001f90:	e00c      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f92:	4a13      	ldr	r2, [pc, #76]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9a:	4a10      	ldr	r2, [pc, #64]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f9c:	68d2      	ldr	r2, [r2, #12]
 8001f9e:	0a12      	lsrs	r2, r2, #8
 8001fa0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001fa4:	fb02 f303 	mul.w	r3, r2, r3
 8001fa8:	617b      	str	r3, [r7, #20]
      break;
 8001faa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fac:	4b0b      	ldr	r3, [pc, #44]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	0e5b      	lsrs	r3, r3, #25
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	e001      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001fcc:	693b      	ldr	r3, [r7, #16]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	371c      	adds	r7, #28
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	00f42400 	.word	0x00f42400
 8001fe4:	016e3600 	.word	0x016e3600

08001fe8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fec:	4b03      	ldr	r3, [pc, #12]	@ (8001ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	20000000 	.word	0x20000000

08002000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002004:	f7ff fff0 	bl	8001fe8 <HAL_RCC_GetHCLKFreq>
 8002008:	4602      	mov	r2, r0
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <HAL_RCC_GetPCLK1Freq+0x24>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	0a1b      	lsrs	r3, r3, #8
 8002010:	f003 0307 	and.w	r3, r3, #7
 8002014:	4904      	ldr	r1, [pc, #16]	@ (8002028 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002016:	5ccb      	ldrb	r3, [r1, r3]
 8002018:	f003 031f 	and.w	r3, r3, #31
 800201c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002020:	4618      	mov	r0, r3
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40021000 	.word	0x40021000
 8002028:	08005ac4 	.word	0x08005ac4

0800202c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002030:	f7ff ffda 	bl	8001fe8 <HAL_RCC_GetHCLKFreq>
 8002034:	4602      	mov	r2, r0
 8002036:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	0adb      	lsrs	r3, r3, #11
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	4904      	ldr	r1, [pc, #16]	@ (8002054 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002042:	5ccb      	ldrb	r3, [r1, r3]
 8002044:	f003 031f 	and.w	r3, r3, #31
 8002048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800204c:	4618      	mov	r0, r3
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40021000 	.word	0x40021000
 8002054:	08005ac4 	.word	0x08005ac4

08002058 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002058:	b480      	push	{r7}
 800205a:	b087      	sub	sp, #28
 800205c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800205e:	4b1e      	ldr	r3, [pc, #120]	@ (80020d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	f003 0303 	and.w	r3, r3, #3
 8002066:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002068:	4b1b      	ldr	r3, [pc, #108]	@ (80020d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	3301      	adds	r3, #1
 8002074:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	2b03      	cmp	r3, #3
 800207a:	d10c      	bne.n	8002096 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800207c:	4a17      	ldr	r2, [pc, #92]	@ (80020dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	fbb2 f3f3 	udiv	r3, r2, r3
 8002084:	4a14      	ldr	r2, [pc, #80]	@ (80020d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002086:	68d2      	ldr	r2, [r2, #12]
 8002088:	0a12      	lsrs	r2, r2, #8
 800208a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800208e:	fb02 f303 	mul.w	r3, r2, r3
 8002092:	617b      	str	r3, [r7, #20]
    break;
 8002094:	e00c      	b.n	80020b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002096:	4a12      	ldr	r2, [pc, #72]	@ (80020e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	fbb2 f3f3 	udiv	r3, r2, r3
 800209e:	4a0e      	ldr	r2, [pc, #56]	@ (80020d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80020a0:	68d2      	ldr	r2, [r2, #12]
 80020a2:	0a12      	lsrs	r2, r2, #8
 80020a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80020a8:	fb02 f303 	mul.w	r3, r2, r3
 80020ac:	617b      	str	r3, [r7, #20]
    break;
 80020ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020b0:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	0e5b      	lsrs	r3, r3, #25
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	3301      	adds	r3, #1
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80020ca:	687b      	ldr	r3, [r7, #4]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	40021000 	.word	0x40021000
 80020dc:	016e3600 	.word	0x016e3600
 80020e0:	00f42400 	.word	0x00f42400

080020e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020ec:	2300      	movs	r3, #0
 80020ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020f0:	2300      	movs	r3, #0
 80020f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 8098 	beq.w	8002232 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002102:	2300      	movs	r3, #0
 8002104:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002106:	4b43      	ldr	r3, [pc, #268]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10d      	bne.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002112:	4b40      	ldr	r3, [pc, #256]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002116:	4a3f      	ldr	r2, [pc, #252]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211c:	6593      	str	r3, [r2, #88]	@ 0x58
 800211e:	4b3d      	ldr	r3, [pc, #244]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212a:	2301      	movs	r3, #1
 800212c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800212e:	4b3a      	ldr	r3, [pc, #232]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a39      	ldr	r2, [pc, #228]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002138:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800213a:	f7fe fe93 	bl	8000e64 <HAL_GetTick>
 800213e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002140:	e009      	b.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002142:	f7fe fe8f 	bl	8000e64 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d902      	bls.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	74fb      	strb	r3, [r7, #19]
        break;
 8002154:	e005      	b.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002156:	4b30      	ldr	r3, [pc, #192]	@ (8002218 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800215e:	2b00      	cmp	r3, #0
 8002160:	d0ef      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002162:	7cfb      	ldrb	r3, [r7, #19]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d159      	bne.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002168:	4b2a      	ldr	r3, [pc, #168]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800216a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002172:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01e      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	429a      	cmp	r2, r3
 8002182:	d019      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002184:	4b23      	ldr	r3, [pc, #140]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800218e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002190:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002196:	4a1f      	ldr	r2, [pc, #124]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800219c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021b0:	4a18      	ldr	r2, [pc, #96]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d016      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7fe fe4f 	bl	8000e64 <HAL_GetTick>
 80021c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c8:	e00b      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ca:	f7fe fe4b 	bl	8000e64 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d8:	4293      	cmp	r3, r2
 80021da:	d902      	bls.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	74fb      	strb	r3, [r7, #19]
            break;
 80021e0:	e006      	b.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d0ec      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80021f0:	7cfb      	ldrb	r3, [r7, #19]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10b      	bne.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021f6:	4b07      	ldr	r3, [pc, #28]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002204:	4903      	ldr	r1, [pc, #12]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002206:	4313      	orrs	r3, r2
 8002208:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800220c:	e008      	b.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800220e:	7cfb      	ldrb	r3, [r7, #19]
 8002210:	74bb      	strb	r3, [r7, #18]
 8002212:	e005      	b.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002214:	40021000 	.word	0x40021000
 8002218:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800221c:	7cfb      	ldrb	r3, [r7, #19]
 800221e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002220:	7c7b      	ldrb	r3, [r7, #17]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d105      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002226:	4ba6      	ldr	r3, [pc, #664]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222a:	4aa5      	ldr	r2, [pc, #660]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800222c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002230:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b00      	cmp	r3, #0
 800223c:	d00a      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800223e:	4ba0      	ldr	r3, [pc, #640]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002244:	f023 0203 	bic.w	r2, r3, #3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	499c      	ldr	r1, [pc, #624]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800224e:	4313      	orrs	r3, r2
 8002250:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d00a      	beq.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002260:	4b97      	ldr	r3, [pc, #604]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002266:	f023 020c 	bic.w	r2, r3, #12
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	4994      	ldr	r1, [pc, #592]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002270:	4313      	orrs	r3, r2
 8002272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00a      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002282:	4b8f      	ldr	r3, [pc, #572]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002288:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	498b      	ldr	r1, [pc, #556]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002292:	4313      	orrs	r3, r2
 8002294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d00a      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022a4:	4b86      	ldr	r3, [pc, #536]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	4983      	ldr	r1, [pc, #524]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0320 	and.w	r3, r3, #32
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00a      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022c6:	4b7e      	ldr	r3, [pc, #504]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022cc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	695b      	ldr	r3, [r3, #20]
 80022d4:	497a      	ldr	r1, [pc, #488]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00a      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022e8:	4b75      	ldr	r3, [pc, #468]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	4972      	ldr	r1, [pc, #456]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00a      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800230a:	4b6d      	ldr	r3, [pc, #436]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800230c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002310:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	4969      	ldr	r1, [pc, #420]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800231a:	4313      	orrs	r3, r2
 800231c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002328:	2b00      	cmp	r3, #0
 800232a:	d00a      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800232c:	4b64      	ldr	r3, [pc, #400]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002332:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	4961      	ldr	r1, [pc, #388]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800233c:	4313      	orrs	r3, r2
 800233e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00a      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800234e:	4b5c      	ldr	r3, [pc, #368]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002354:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235c:	4958      	ldr	r1, [pc, #352]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236c:	2b00      	cmp	r3, #0
 800236e:	d015      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002370:	4b53      	ldr	r3, [pc, #332]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002376:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237e:	4950      	ldr	r1, [pc, #320]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800238e:	d105      	bne.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002390:	4b4b      	ldr	r3, [pc, #300]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	4a4a      	ldr	r2, [pc, #296]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002396:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800239a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d015      	beq.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80023a8:	4b45      	ldr	r3, [pc, #276]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b6:	4942      	ldr	r1, [pc, #264]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023c6:	d105      	bne.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023c8:	4b3d      	ldr	r3, [pc, #244]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4a3c      	ldr	r2, [pc, #240]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d015      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80023e0:	4b37      	ldr	r3, [pc, #220]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ee:	4934      	ldr	r1, [pc, #208]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023fe:	d105      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002400:	4b2f      	ldr	r3, [pc, #188]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	4a2e      	ldr	r2, [pc, #184]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800240a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d015      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002418:	4b29      	ldr	r3, [pc, #164]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800241a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002426:	4926      	ldr	r1, [pc, #152]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002428:	4313      	orrs	r3, r2
 800242a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002432:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002436:	d105      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002438:	4b21      	ldr	r3, [pc, #132]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	4a20      	ldr	r2, [pc, #128]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002442:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d015      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002450:	4b1b      	ldr	r3, [pc, #108]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002456:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800245e:	4918      	ldr	r1, [pc, #96]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002460:	4313      	orrs	r3, r2
 8002462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800246a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800246e:	d105      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002470:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a12      	ldr	r2, [pc, #72]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002476:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800247a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d015      	beq.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002488:	4b0d      	ldr	r3, [pc, #52]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002496:	490a      	ldr	r1, [pc, #40]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002498:	4313      	orrs	r3, r2
 800249a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024a6:	d105      	bne.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80024a8:	4b05      	ldr	r3, [pc, #20]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	4a04      	ldr	r2, [pc, #16]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80024b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000

080024c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e049      	b.n	800256a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe faa6 	bl	8000a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3304      	adds	r3, #4
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f000 fba4 	bl	8002c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b082      	sub	sp, #8
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e049      	b.n	8002618 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d106      	bne.n	800259e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 f841 	bl	8002620 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2202      	movs	r2, #2
 80025a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	3304      	adds	r3, #4
 80025ae:	4619      	mov	r1, r3
 80025b0:	4610      	mov	r0, r2
 80025b2:	f000 fb4d 	bl	8002c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2201      	movs	r2, #1
 80025fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2201      	movs	r2, #1
 800260a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d109      	bne.n	8002658 <HAL_TIM_PWM_Start+0x24>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b01      	cmp	r3, #1
 800264e:	bf14      	ite	ne
 8002650:	2301      	movne	r3, #1
 8002652:	2300      	moveq	r3, #0
 8002654:	b2db      	uxtb	r3, r3
 8002656:	e03c      	b.n	80026d2 <HAL_TIM_PWM_Start+0x9e>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	2b04      	cmp	r3, #4
 800265c:	d109      	bne.n	8002672 <HAL_TIM_PWM_Start+0x3e>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b01      	cmp	r3, #1
 8002668:	bf14      	ite	ne
 800266a:	2301      	movne	r3, #1
 800266c:	2300      	moveq	r3, #0
 800266e:	b2db      	uxtb	r3, r3
 8002670:	e02f      	b.n	80026d2 <HAL_TIM_PWM_Start+0x9e>
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b08      	cmp	r3, #8
 8002676:	d109      	bne.n	800268c <HAL_TIM_PWM_Start+0x58>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b01      	cmp	r3, #1
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	e022      	b.n	80026d2 <HAL_TIM_PWM_Start+0x9e>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	2b0c      	cmp	r3, #12
 8002690:	d109      	bne.n	80026a6 <HAL_TIM_PWM_Start+0x72>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b01      	cmp	r3, #1
 800269c:	bf14      	ite	ne
 800269e:	2301      	movne	r3, #1
 80026a0:	2300      	moveq	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	e015      	b.n	80026d2 <HAL_TIM_PWM_Start+0x9e>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	2b10      	cmp	r3, #16
 80026aa:	d109      	bne.n	80026c0 <HAL_TIM_PWM_Start+0x8c>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	bf14      	ite	ne
 80026b8:	2301      	movne	r3, #1
 80026ba:	2300      	moveq	r3, #0
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	e008      	b.n	80026d2 <HAL_TIM_PWM_Start+0x9e>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	bf14      	ite	ne
 80026cc:	2301      	movne	r3, #1
 80026ce:	2300      	moveq	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e097      	b.n	800280a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d104      	bne.n	80026ea <HAL_TIM_PWM_Start+0xb6>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2202      	movs	r2, #2
 80026e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026e8:	e023      	b.n	8002732 <HAL_TIM_PWM_Start+0xfe>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d104      	bne.n	80026fa <HAL_TIM_PWM_Start+0xc6>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026f8:	e01b      	b.n	8002732 <HAL_TIM_PWM_Start+0xfe>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d104      	bne.n	800270a <HAL_TIM_PWM_Start+0xd6>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002708:	e013      	b.n	8002732 <HAL_TIM_PWM_Start+0xfe>
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b0c      	cmp	r3, #12
 800270e:	d104      	bne.n	800271a <HAL_TIM_PWM_Start+0xe6>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2202      	movs	r2, #2
 8002714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002718:	e00b      	b.n	8002732 <HAL_TIM_PWM_Start+0xfe>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	2b10      	cmp	r3, #16
 800271e:	d104      	bne.n	800272a <HAL_TIM_PWM_Start+0xf6>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2202      	movs	r2, #2
 8002724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002728:	e003      	b.n	8002732 <HAL_TIM_PWM_Start+0xfe>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2202      	movs	r2, #2
 800272e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2201      	movs	r2, #1
 8002738:	6839      	ldr	r1, [r7, #0]
 800273a:	4618      	mov	r0, r3
 800273c:	f000 feb6 	bl	80034ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a33      	ldr	r2, [pc, #204]	@ (8002814 <HAL_TIM_PWM_Start+0x1e0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d013      	beq.n	8002772 <HAL_TIM_PWM_Start+0x13e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a32      	ldr	r2, [pc, #200]	@ (8002818 <HAL_TIM_PWM_Start+0x1e4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d00e      	beq.n	8002772 <HAL_TIM_PWM_Start+0x13e>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a30      	ldr	r2, [pc, #192]	@ (800281c <HAL_TIM_PWM_Start+0x1e8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d009      	beq.n	8002772 <HAL_TIM_PWM_Start+0x13e>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a2f      	ldr	r2, [pc, #188]	@ (8002820 <HAL_TIM_PWM_Start+0x1ec>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d004      	beq.n	8002772 <HAL_TIM_PWM_Start+0x13e>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a2d      	ldr	r2, [pc, #180]	@ (8002824 <HAL_TIM_PWM_Start+0x1f0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d101      	bne.n	8002776 <HAL_TIM_PWM_Start+0x142>
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <HAL_TIM_PWM_Start+0x144>
 8002776:	2300      	movs	r3, #0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800278a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a20      	ldr	r2, [pc, #128]	@ (8002814 <HAL_TIM_PWM_Start+0x1e0>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d018      	beq.n	80027c8 <HAL_TIM_PWM_Start+0x194>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800279e:	d013      	beq.n	80027c8 <HAL_TIM_PWM_Start+0x194>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a20      	ldr	r2, [pc, #128]	@ (8002828 <HAL_TIM_PWM_Start+0x1f4>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d00e      	beq.n	80027c8 <HAL_TIM_PWM_Start+0x194>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a1f      	ldr	r2, [pc, #124]	@ (800282c <HAL_TIM_PWM_Start+0x1f8>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d009      	beq.n	80027c8 <HAL_TIM_PWM_Start+0x194>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a17      	ldr	r2, [pc, #92]	@ (8002818 <HAL_TIM_PWM_Start+0x1e4>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d004      	beq.n	80027c8 <HAL_TIM_PWM_Start+0x194>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a16      	ldr	r2, [pc, #88]	@ (800281c <HAL_TIM_PWM_Start+0x1e8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d115      	bne.n	80027f4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	4b18      	ldr	r3, [pc, #96]	@ (8002830 <HAL_TIM_PWM_Start+0x1fc>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2b06      	cmp	r3, #6
 80027d8:	d015      	beq.n	8002806 <HAL_TIM_PWM_Start+0x1d2>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e0:	d011      	beq.n	8002806 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f042 0201 	orr.w	r2, r2, #1
 80027f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f2:	e008      	b.n	8002806 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	e000      	b.n	8002808 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002806:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40012c00 	.word	0x40012c00
 8002818:	40013400 	.word	0x40013400
 800281c:	40014000 	.word	0x40014000
 8002820:	40014400 	.word	0x40014400
 8002824:	40014800 	.word	0x40014800
 8002828:	40000400 	.word	0x40000400
 800282c:	40000800 	.word	0x40000800
 8002830:	00010007 	.word	0x00010007

08002834 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800284e:	2302      	movs	r3, #2
 8002850:	e0ff      	b.n	8002a52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b14      	cmp	r3, #20
 800285e:	f200 80f0 	bhi.w	8002a42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002862:	a201      	add	r2, pc, #4	@ (adr r2, 8002868 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002868:	080028bd 	.word	0x080028bd
 800286c:	08002a43 	.word	0x08002a43
 8002870:	08002a43 	.word	0x08002a43
 8002874:	08002a43 	.word	0x08002a43
 8002878:	080028fd 	.word	0x080028fd
 800287c:	08002a43 	.word	0x08002a43
 8002880:	08002a43 	.word	0x08002a43
 8002884:	08002a43 	.word	0x08002a43
 8002888:	0800293f 	.word	0x0800293f
 800288c:	08002a43 	.word	0x08002a43
 8002890:	08002a43 	.word	0x08002a43
 8002894:	08002a43 	.word	0x08002a43
 8002898:	0800297f 	.word	0x0800297f
 800289c:	08002a43 	.word	0x08002a43
 80028a0:	08002a43 	.word	0x08002a43
 80028a4:	08002a43 	.word	0x08002a43
 80028a8:	080029c1 	.word	0x080029c1
 80028ac:	08002a43 	.word	0x08002a43
 80028b0:	08002a43 	.word	0x08002a43
 80028b4:	08002a43 	.word	0x08002a43
 80028b8:	08002a01 	.word	0x08002a01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68b9      	ldr	r1, [r7, #8]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 fa60 	bl	8002d88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0208 	orr.w	r2, r2, #8
 80028d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	699a      	ldr	r2, [r3, #24]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0204 	bic.w	r2, r2, #4
 80028e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6999      	ldr	r1, [r3, #24]
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	691a      	ldr	r2, [r3, #16]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	619a      	str	r2, [r3, #24]
      break;
 80028fa:	e0a5      	b.n	8002a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68b9      	ldr	r1, [r7, #8]
 8002902:	4618      	mov	r0, r3
 8002904:	f000 fad0 	bl	8002ea8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	699a      	ldr	r2, [r3, #24]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002916:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	699a      	ldr	r2, [r3, #24]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002926:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6999      	ldr	r1, [r3, #24]
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	021a      	lsls	r2, r3, #8
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	619a      	str	r2, [r3, #24]
      break;
 800293c:	e084      	b.n	8002a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	4618      	mov	r0, r3
 8002946:	f000 fb39 	bl	8002fbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	69da      	ldr	r2, [r3, #28]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f042 0208 	orr.w	r2, r2, #8
 8002958:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	69da      	ldr	r2, [r3, #28]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0204 	bic.w	r2, r2, #4
 8002968:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	69d9      	ldr	r1, [r3, #28]
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	691a      	ldr	r2, [r3, #16]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	61da      	str	r2, [r3, #28]
      break;
 800297c:	e064      	b.n	8002a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68b9      	ldr	r1, [r7, #8]
 8002984:	4618      	mov	r0, r3
 8002986:	f000 fba1 	bl	80030cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	69da      	ldr	r2, [r3, #28]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002998:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	69da      	ldr	r2, [r3, #28]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	69d9      	ldr	r1, [r3, #28]
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	021a      	lsls	r2, r3, #8
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	61da      	str	r2, [r3, #28]
      break;
 80029be:	e043      	b.n	8002a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68b9      	ldr	r1, [r7, #8]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 fc0a 	bl	80031e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f042 0208 	orr.w	r2, r2, #8
 80029da:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0204 	bic.w	r2, r2, #4
 80029ea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80029fe:	e023      	b.n	8002a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68b9      	ldr	r1, [r7, #8]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 fc4e 	bl	80032a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	021a      	lsls	r2, r3, #8
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002a40:	e002      	b.n	8002a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	75fb      	strb	r3, [r7, #23]
      break;
 8002a46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a50:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3718      	adds	r7, #24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop

08002a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a66:	2300      	movs	r3, #0
 8002a68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d101      	bne.n	8002a78 <HAL_TIM_ConfigClockSource+0x1c>
 8002a74:	2302      	movs	r3, #2
 8002a76:	e0de      	b.n	8002c36 <HAL_TIM_ConfigClockSource+0x1da>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002a96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002a9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002aa2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a63      	ldr	r2, [pc, #396]	@ (8002c40 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	f000 80a9 	beq.w	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002ab8:	4a61      	ldr	r2, [pc, #388]	@ (8002c40 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	f200 80ae 	bhi.w	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002ac0:	4a60      	ldr	r2, [pc, #384]	@ (8002c44 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	f000 80a1 	beq.w	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002ac8:	4a5e      	ldr	r2, [pc, #376]	@ (8002c44 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	f200 80a6 	bhi.w	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002ad0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c48 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	f000 8099 	beq.w	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002ad8:	4a5b      	ldr	r2, [pc, #364]	@ (8002c48 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	f200 809e 	bhi.w	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002ae0:	4a5a      	ldr	r2, [pc, #360]	@ (8002c4c <HAL_TIM_ConfigClockSource+0x1f0>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	f000 8091 	beq.w	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002ae8:	4a58      	ldr	r2, [pc, #352]	@ (8002c4c <HAL_TIM_ConfigClockSource+0x1f0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	f200 8096 	bhi.w	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002af0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002af4:	f000 8089 	beq.w	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002af8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002afc:	f200 808e 	bhi.w	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b04:	d03e      	beq.n	8002b84 <HAL_TIM_ConfigClockSource+0x128>
 8002b06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b0a:	f200 8087 	bhi.w	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b12:	f000 8086 	beq.w	8002c22 <HAL_TIM_ConfigClockSource+0x1c6>
 8002b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b1a:	d87f      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b1c:	2b70      	cmp	r3, #112	@ 0x70
 8002b1e:	d01a      	beq.n	8002b56 <HAL_TIM_ConfigClockSource+0xfa>
 8002b20:	2b70      	cmp	r3, #112	@ 0x70
 8002b22:	d87b      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b24:	2b60      	cmp	r3, #96	@ 0x60
 8002b26:	d050      	beq.n	8002bca <HAL_TIM_ConfigClockSource+0x16e>
 8002b28:	2b60      	cmp	r3, #96	@ 0x60
 8002b2a:	d877      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b2c:	2b50      	cmp	r3, #80	@ 0x50
 8002b2e:	d03c      	beq.n	8002baa <HAL_TIM_ConfigClockSource+0x14e>
 8002b30:	2b50      	cmp	r3, #80	@ 0x50
 8002b32:	d873      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b34:	2b40      	cmp	r3, #64	@ 0x40
 8002b36:	d058      	beq.n	8002bea <HAL_TIM_ConfigClockSource+0x18e>
 8002b38:	2b40      	cmp	r3, #64	@ 0x40
 8002b3a:	d86f      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b3c:	2b30      	cmp	r3, #48	@ 0x30
 8002b3e:	d064      	beq.n	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002b40:	2b30      	cmp	r3, #48	@ 0x30
 8002b42:	d86b      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d060      	beq.n	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002b48:	2b20      	cmp	r3, #32
 8002b4a:	d867      	bhi.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d05c      	beq.n	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002b50:	2b10      	cmp	r3, #16
 8002b52:	d05a      	beq.n	8002c0a <HAL_TIM_ConfigClockSource+0x1ae>
 8002b54:	e062      	b.n	8002c1c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b66:	f000 fc81 	bl	800346c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002b78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	609a      	str	r2, [r3, #8]
      break;
 8002b82:	e04f      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b94:	f000 fc6a 	bl	800346c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ba6:	609a      	str	r2, [r3, #8]
      break;
 8002ba8:	e03c      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	f000 fbdc 	bl	8003374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2150      	movs	r1, #80	@ 0x50
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fc35 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8002bc8:	e02c      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	f000 fbfb 	bl	80033d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2160      	movs	r1, #96	@ 0x60
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 fc25 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8002be8:	e01c      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	f000 fbbc 	bl	8003374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2140      	movs	r1, #64	@ 0x40
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 fc15 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8002c08:	e00c      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4619      	mov	r1, r3
 8002c14:	4610      	mov	r0, r2
 8002c16:	f000 fc0c 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8002c1a:	e003      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c20:	e000      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8002c22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	00100070 	.word	0x00100070
 8002c44:	00100040 	.word	0x00100040
 8002c48:	00100030 	.word	0x00100030
 8002c4c:	00100020 	.word	0x00100020

08002c50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a42      	ldr	r2, [pc, #264]	@ (8002d6c <TIM_Base_SetConfig+0x11c>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d00f      	beq.n	8002c88 <TIM_Base_SetConfig+0x38>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c6e:	d00b      	beq.n	8002c88 <TIM_Base_SetConfig+0x38>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a3f      	ldr	r2, [pc, #252]	@ (8002d70 <TIM_Base_SetConfig+0x120>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d007      	beq.n	8002c88 <TIM_Base_SetConfig+0x38>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a3e      	ldr	r2, [pc, #248]	@ (8002d74 <TIM_Base_SetConfig+0x124>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d003      	beq.n	8002c88 <TIM_Base_SetConfig+0x38>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a3d      	ldr	r2, [pc, #244]	@ (8002d78 <TIM_Base_SetConfig+0x128>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d108      	bne.n	8002c9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a33      	ldr	r2, [pc, #204]	@ (8002d6c <TIM_Base_SetConfig+0x11c>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d01b      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca8:	d017      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a30      	ldr	r2, [pc, #192]	@ (8002d70 <TIM_Base_SetConfig+0x120>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d013      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a2f      	ldr	r2, [pc, #188]	@ (8002d74 <TIM_Base_SetConfig+0x124>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d00f      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a2e      	ldr	r2, [pc, #184]	@ (8002d78 <TIM_Base_SetConfig+0x128>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d00b      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a2d      	ldr	r2, [pc, #180]	@ (8002d7c <TIM_Base_SetConfig+0x12c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d007      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8002d80 <TIM_Base_SetConfig+0x130>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d003      	beq.n	8002cda <TIM_Base_SetConfig+0x8a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8002d84 <TIM_Base_SetConfig+0x134>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d108      	bne.n	8002cec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a16      	ldr	r2, [pc, #88]	@ (8002d6c <TIM_Base_SetConfig+0x11c>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d00f      	beq.n	8002d38 <TIM_Base_SetConfig+0xe8>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a17      	ldr	r2, [pc, #92]	@ (8002d78 <TIM_Base_SetConfig+0x128>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d00b      	beq.n	8002d38 <TIM_Base_SetConfig+0xe8>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a16      	ldr	r2, [pc, #88]	@ (8002d7c <TIM_Base_SetConfig+0x12c>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d007      	beq.n	8002d38 <TIM_Base_SetConfig+0xe8>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a15      	ldr	r2, [pc, #84]	@ (8002d80 <TIM_Base_SetConfig+0x130>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d003      	beq.n	8002d38 <TIM_Base_SetConfig+0xe8>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a14      	ldr	r2, [pc, #80]	@ (8002d84 <TIM_Base_SetConfig+0x134>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d103      	bne.n	8002d40 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d105      	bne.n	8002d5e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	f023 0201 	bic.w	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	611a      	str	r2, [r3, #16]
  }
}
 8002d5e:	bf00      	nop
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40012c00 	.word	0x40012c00
 8002d70:	40000400 	.word	0x40000400
 8002d74:	40000800 	.word	0x40000800
 8002d78:	40013400 	.word	0x40013400
 8002d7c:	40014000 	.word	0x40014000
 8002d80:	40014400 	.word	0x40014400
 8002d84:	40014800 	.word	0x40014800

08002d88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b087      	sub	sp, #28
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	f023 0201 	bic.w	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f023 0303 	bic.w	r3, r3, #3
 8002dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f023 0302 	bic.w	r3, r3, #2
 8002dd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4a2c      	ldr	r2, [pc, #176]	@ (8002e94 <TIM_OC1_SetConfig+0x10c>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d00f      	beq.n	8002e08 <TIM_OC1_SetConfig+0x80>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4a2b      	ldr	r2, [pc, #172]	@ (8002e98 <TIM_OC1_SetConfig+0x110>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d00b      	beq.n	8002e08 <TIM_OC1_SetConfig+0x80>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a2a      	ldr	r2, [pc, #168]	@ (8002e9c <TIM_OC1_SetConfig+0x114>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d007      	beq.n	8002e08 <TIM_OC1_SetConfig+0x80>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a29      	ldr	r2, [pc, #164]	@ (8002ea0 <TIM_OC1_SetConfig+0x118>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d003      	beq.n	8002e08 <TIM_OC1_SetConfig+0x80>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a28      	ldr	r2, [pc, #160]	@ (8002ea4 <TIM_OC1_SetConfig+0x11c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d10c      	bne.n	8002e22 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f023 0308 	bic.w	r3, r3, #8
 8002e0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	697a      	ldr	r2, [r7, #20]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f023 0304 	bic.w	r3, r3, #4
 8002e20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a1b      	ldr	r2, [pc, #108]	@ (8002e94 <TIM_OC1_SetConfig+0x10c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d00f      	beq.n	8002e4a <TIM_OC1_SetConfig+0xc2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8002e98 <TIM_OC1_SetConfig+0x110>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d00b      	beq.n	8002e4a <TIM_OC1_SetConfig+0xc2>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a19      	ldr	r2, [pc, #100]	@ (8002e9c <TIM_OC1_SetConfig+0x114>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d007      	beq.n	8002e4a <TIM_OC1_SetConfig+0xc2>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a18      	ldr	r2, [pc, #96]	@ (8002ea0 <TIM_OC1_SetConfig+0x118>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d003      	beq.n	8002e4a <TIM_OC1_SetConfig+0xc2>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a17      	ldr	r2, [pc, #92]	@ (8002ea4 <TIM_OC1_SetConfig+0x11c>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d111      	bne.n	8002e6e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	621a      	str	r2, [r3, #32]
}
 8002e88:	bf00      	nop
 8002e8a:	371c      	adds	r7, #28
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	40012c00 	.word	0x40012c00
 8002e98:	40013400 	.word	0x40013400
 8002e9c:	40014000 	.word	0x40014000
 8002ea0:	40014400 	.word	0x40014400
 8002ea4:	40014800 	.word	0x40014800

08002ea8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
 8002eb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	f023 0210 	bic.w	r2, r3, #16
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ed6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	021b      	lsls	r3, r3, #8
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f023 0320 	bic.w	r3, r3, #32
 8002ef6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a28      	ldr	r2, [pc, #160]	@ (8002fa8 <TIM_OC2_SetConfig+0x100>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d003      	beq.n	8002f14 <TIM_OC2_SetConfig+0x6c>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a27      	ldr	r2, [pc, #156]	@ (8002fac <TIM_OC2_SetConfig+0x104>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d10d      	bne.n	8002f30 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	011b      	lsls	r3, r3, #4
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa8 <TIM_OC2_SetConfig+0x100>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d00f      	beq.n	8002f58 <TIM_OC2_SetConfig+0xb0>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002fac <TIM_OC2_SetConfig+0x104>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d00b      	beq.n	8002f58 <TIM_OC2_SetConfig+0xb0>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb0 <TIM_OC2_SetConfig+0x108>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d007      	beq.n	8002f58 <TIM_OC2_SetConfig+0xb0>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002fb4 <TIM_OC2_SetConfig+0x10c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d003      	beq.n	8002f58 <TIM_OC2_SetConfig+0xb0>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a19      	ldr	r2, [pc, #100]	@ (8002fb8 <TIM_OC2_SetConfig+0x110>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d113      	bne.n	8002f80 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	695b      	ldr	r3, [r3, #20]
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	621a      	str	r2, [r3, #32]
}
 8002f9a:	bf00      	nop
 8002f9c:	371c      	adds	r7, #28
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40012c00 	.word	0x40012c00
 8002fac:	40013400 	.word	0x40013400
 8002fb0:	40014000 	.word	0x40014000
 8002fb4:	40014400 	.word	0x40014400
 8002fb8:	40014800 	.word	0x40014800

08002fbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0303 	bic.w	r3, r3, #3
 8002ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	021b      	lsls	r3, r3, #8
 8003010:	697a      	ldr	r2, [r7, #20]
 8003012:	4313      	orrs	r3, r2
 8003014:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a27      	ldr	r2, [pc, #156]	@ (80030b8 <TIM_OC3_SetConfig+0xfc>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d003      	beq.n	8003026 <TIM_OC3_SetConfig+0x6a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a26      	ldr	r2, [pc, #152]	@ (80030bc <TIM_OC3_SetConfig+0x100>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d10d      	bne.n	8003042 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800302c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	4313      	orrs	r3, r2
 8003038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a1c      	ldr	r2, [pc, #112]	@ (80030b8 <TIM_OC3_SetConfig+0xfc>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d00f      	beq.n	800306a <TIM_OC3_SetConfig+0xae>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a1b      	ldr	r2, [pc, #108]	@ (80030bc <TIM_OC3_SetConfig+0x100>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00b      	beq.n	800306a <TIM_OC3_SetConfig+0xae>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a1a      	ldr	r2, [pc, #104]	@ (80030c0 <TIM_OC3_SetConfig+0x104>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d007      	beq.n	800306a <TIM_OC3_SetConfig+0xae>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a19      	ldr	r2, [pc, #100]	@ (80030c4 <TIM_OC3_SetConfig+0x108>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d003      	beq.n	800306a <TIM_OC3_SetConfig+0xae>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a18      	ldr	r2, [pc, #96]	@ (80030c8 <TIM_OC3_SetConfig+0x10c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d113      	bne.n	8003092 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003070:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003078:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	4313      	orrs	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4313      	orrs	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	621a      	str	r2, [r3, #32]
}
 80030ac:	bf00      	nop
 80030ae:	371c      	adds	r7, #28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	40012c00 	.word	0x40012c00
 80030bc:	40013400 	.word	0x40013400
 80030c0:	40014000 	.word	0x40014000
 80030c4:	40014400 	.word	0x40014400
 80030c8:	40014800 	.word	0x40014800

080030cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b087      	sub	sp, #28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003106:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	021b      	lsls	r3, r3, #8
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	4313      	orrs	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800311a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	031b      	lsls	r3, r3, #12
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	4313      	orrs	r3, r2
 8003126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a28      	ldr	r2, [pc, #160]	@ (80031cc <TIM_OC4_SetConfig+0x100>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d003      	beq.n	8003138 <TIM_OC4_SetConfig+0x6c>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	4a27      	ldr	r2, [pc, #156]	@ (80031d0 <TIM_OC4_SetConfig+0x104>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d10d      	bne.n	8003154 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800313e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	031b      	lsls	r3, r3, #12
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	4313      	orrs	r3, r2
 800314a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003152:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a1d      	ldr	r2, [pc, #116]	@ (80031cc <TIM_OC4_SetConfig+0x100>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d00f      	beq.n	800317c <TIM_OC4_SetConfig+0xb0>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a1c      	ldr	r2, [pc, #112]	@ (80031d0 <TIM_OC4_SetConfig+0x104>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d00b      	beq.n	800317c <TIM_OC4_SetConfig+0xb0>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a1b      	ldr	r2, [pc, #108]	@ (80031d4 <TIM_OC4_SetConfig+0x108>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d007      	beq.n	800317c <TIM_OC4_SetConfig+0xb0>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a1a      	ldr	r2, [pc, #104]	@ (80031d8 <TIM_OC4_SetConfig+0x10c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d003      	beq.n	800317c <TIM_OC4_SetConfig+0xb0>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a19      	ldr	r2, [pc, #100]	@ (80031dc <TIM_OC4_SetConfig+0x110>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d113      	bne.n	80031a4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003182:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800318a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	019b      	lsls	r3, r3, #6
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	019b      	lsls	r3, r3, #6
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	621a      	str	r2, [r3, #32]
}
 80031be:	bf00      	nop
 80031c0:	371c      	adds	r7, #28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40012c00 	.word	0x40012c00
 80031d0:	40013400 	.word	0x40013400
 80031d4:	40014000 	.word	0x40014000
 80031d8:	40014400 	.word	0x40014400
 80031dc:	40014800 	.word	0x40014800

080031e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800320e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4313      	orrs	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003224:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	041b      	lsls	r3, r3, #16
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	4313      	orrs	r3, r2
 8003230:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a17      	ldr	r2, [pc, #92]	@ (8003294 <TIM_OC5_SetConfig+0xb4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d00f      	beq.n	800325a <TIM_OC5_SetConfig+0x7a>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a16      	ldr	r2, [pc, #88]	@ (8003298 <TIM_OC5_SetConfig+0xb8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00b      	beq.n	800325a <TIM_OC5_SetConfig+0x7a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a15      	ldr	r2, [pc, #84]	@ (800329c <TIM_OC5_SetConfig+0xbc>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <TIM_OC5_SetConfig+0x7a>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a14      	ldr	r2, [pc, #80]	@ (80032a0 <TIM_OC5_SetConfig+0xc0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d003      	beq.n	800325a <TIM_OC5_SetConfig+0x7a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a13      	ldr	r2, [pc, #76]	@ (80032a4 <TIM_OC5_SetConfig+0xc4>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d109      	bne.n	800326e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003260:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	021b      	lsls	r3, r3, #8
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	4313      	orrs	r3, r2
 800326c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	621a      	str	r2, [r3, #32]
}
 8003288:	bf00      	nop
 800328a:	371c      	adds	r7, #28
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	40012c00 	.word	0x40012c00
 8003298:	40013400 	.word	0x40013400
 800329c:	40014000 	.word	0x40014000
 80032a0:	40014400 	.word	0x40014400
 80032a4:	40014800 	.word	0x40014800

080032a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b087      	sub	sp, #28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	021b      	lsls	r3, r3, #8
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80032ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	051b      	lsls	r3, r3, #20
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a18      	ldr	r2, [pc, #96]	@ (8003360 <TIM_OC6_SetConfig+0xb8>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d00f      	beq.n	8003324 <TIM_OC6_SetConfig+0x7c>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a17      	ldr	r2, [pc, #92]	@ (8003364 <TIM_OC6_SetConfig+0xbc>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d00b      	beq.n	8003324 <TIM_OC6_SetConfig+0x7c>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a16      	ldr	r2, [pc, #88]	@ (8003368 <TIM_OC6_SetConfig+0xc0>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d007      	beq.n	8003324 <TIM_OC6_SetConfig+0x7c>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a15      	ldr	r2, [pc, #84]	@ (800336c <TIM_OC6_SetConfig+0xc4>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d003      	beq.n	8003324 <TIM_OC6_SetConfig+0x7c>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a14      	ldr	r2, [pc, #80]	@ (8003370 <TIM_OC6_SetConfig+0xc8>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d109      	bne.n	8003338 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800332a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	029b      	lsls	r3, r3, #10
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	621a      	str	r2, [r3, #32]
}
 8003352:	bf00      	nop
 8003354:	371c      	adds	r7, #28
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40012c00 	.word	0x40012c00
 8003364:	40013400 	.word	0x40013400
 8003368:	40014000 	.word	0x40014000
 800336c:	40014400 	.word	0x40014400
 8003370:	40014800 	.word	0x40014800

08003374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003374:	b480      	push	{r7}
 8003376:	b087      	sub	sp, #28
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	f023 0201 	bic.w	r2, r3, #1
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800339e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f023 030a 	bic.w	r3, r3, #10
 80033b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	621a      	str	r2, [r3, #32]
}
 80033c6:	bf00      	nop
 80033c8:	371c      	adds	r7, #28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b087      	sub	sp, #28
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	f023 0210 	bic.w	r2, r3, #16
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	031b      	lsls	r3, r3, #12
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800340e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	4313      	orrs	r3, r2
 8003418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	621a      	str	r2, [r3, #32]
}
 8003426:	bf00      	nop
 8003428:	371c      	adds	r7, #28
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003432:	b480      	push	{r7}
 8003434:	b085      	sub	sp, #20
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800344c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	f043 0307 	orr.w	r3, r3, #7
 8003458:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	609a      	str	r2, [r3, #8]
}
 8003460:	bf00      	nop
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003486:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	021a      	lsls	r2, r3, #8
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	431a      	orrs	r2, r3
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	4313      	orrs	r3, r2
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	4313      	orrs	r3, r2
 8003498:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	609a      	str	r2, [r3, #8]
}
 80034a0:	bf00      	nop
 80034a2:	371c      	adds	r7, #28
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b087      	sub	sp, #28
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f003 031f 	and.w	r3, r3, #31
 80034be:	2201      	movs	r2, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a1a      	ldr	r2, [r3, #32]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	401a      	ands	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6a1a      	ldr	r2, [r3, #32]
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f003 031f 	and.w	r3, r3, #31
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	fa01 f303 	lsl.w	r3, r1, r3
 80034e4:	431a      	orrs	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	621a      	str	r2, [r3, #32]
}
 80034ea:	bf00      	nop
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
	...

080034f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800350c:	2302      	movs	r3, #2
 800350e:	e065      	b.n	80035dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a2c      	ldr	r2, [pc, #176]	@ (80035e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d004      	beq.n	8003544 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a2b      	ldr	r2, [pc, #172]	@ (80035ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d108      	bne.n	8003556 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800354a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	4313      	orrs	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800355c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003560:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	4313      	orrs	r3, r2
 800356a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a1b      	ldr	r2, [pc, #108]	@ (80035e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d018      	beq.n	80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003586:	d013      	beq.n	80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a18      	ldr	r2, [pc, #96]	@ (80035f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d00e      	beq.n	80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a17      	ldr	r2, [pc, #92]	@ (80035f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d009      	beq.n	80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a12      	ldr	r2, [pc, #72]	@ (80035ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d004      	beq.n	80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a13      	ldr	r2, [pc, #76]	@ (80035f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d10c      	bne.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3714      	adds	r7, #20
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr
 80035e8:	40012c00 	.word	0x40012c00
 80035ec:	40013400 	.word	0x40013400
 80035f0:	40000400 	.word	0x40000400
 80035f4:	40000800 	.word	0x40000800
 80035f8:	40014000 	.word	0x40014000

080035fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e042      	b.n	8003694 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003614:	2b00      	cmp	r3, #0
 8003616:	d106      	bne.n	8003626 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7fd fa5d 	bl	8000ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2224      	movs	r2, #36	@ 0x24
 800362a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0201 	bic.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fee4 	bl	8004414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fc15 	bl	8003e7c <UART_SetConfig>
 8003652:	4603      	mov	r3, r0
 8003654:	2b01      	cmp	r3, #1
 8003656:	d101      	bne.n	800365c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e01b      	b.n	8003694 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800366a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800367a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0201 	orr.w	r2, r2, #1
 800368a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 ff63 	bl	8004558 <UART_CheckIdleState>
 8003692:	4603      	mov	r3, r0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08a      	sub	sp, #40	@ 0x28
 80036a0:	af02      	add	r7, sp, #8
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	4613      	mov	r3, r2
 80036aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d17b      	bne.n	80037ae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <HAL_UART_Transmit+0x26>
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e074      	b.n	80037b0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2221      	movs	r2, #33	@ 0x21
 80036d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036d6:	f7fd fbc5 	bl	8000e64 <HAL_GetTick>
 80036da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	88fa      	ldrh	r2, [r7, #6]
 80036e0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036f4:	d108      	bne.n	8003708 <HAL_UART_Transmit+0x6c>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d104      	bne.n	8003708 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036fe:	2300      	movs	r3, #0
 8003700:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	61bb      	str	r3, [r7, #24]
 8003706:	e003      	b.n	8003710 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800370c:	2300      	movs	r3, #0
 800370e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003710:	e030      	b.n	8003774 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	2200      	movs	r2, #0
 800371a:	2180      	movs	r1, #128	@ 0x80
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 ffc5 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2220      	movs	r2, #32
 800372c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e03d      	b.n	80037b0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10b      	bne.n	8003752 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	461a      	mov	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003748:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	3302      	adds	r3, #2
 800374e:	61bb      	str	r3, [r7, #24]
 8003750:	e007      	b.n	8003762 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	781a      	ldrb	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	3301      	adds	r3, #1
 8003760:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1c8      	bne.n	8003712 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	9300      	str	r3, [sp, #0]
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	2200      	movs	r2, #0
 8003788:	2140      	movs	r1, #64	@ 0x40
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 ff8e 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d005      	beq.n	80037a2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2220      	movs	r2, #32
 800379a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e006      	b.n	80037b0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e000      	b.n	80037b0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80037ae:	2302      	movs	r3, #2
  }
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3720      	adds	r7, #32
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b0ba      	sub	sp, #232	@ 0xe8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80037de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80037e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80037e6:	4013      	ands	r3, r2
 80037e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80037ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d11b      	bne.n	800382c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80037f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037f8:	f003 0320 	and.w	r3, r3, #32
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d015      	beq.n	800382c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003804:	f003 0320 	and.w	r3, r3, #32
 8003808:	2b00      	cmp	r3, #0
 800380a:	d105      	bne.n	8003818 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800380c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d009      	beq.n	800382c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 8300 	beq.w	8003e22 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	4798      	blx	r3
      }
      return;
 800382a:	e2fa      	b.n	8003e22 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800382c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 8123 	beq.w	8003a7c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003836:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800383a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a70 <HAL_UART_IRQHandler+0x2b8>)
 800383c:	4013      	ands	r3, r2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d106      	bne.n	8003850 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003842:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003846:	4b8b      	ldr	r3, [pc, #556]	@ (8003a74 <HAL_UART_IRQHandler+0x2bc>)
 8003848:	4013      	ands	r3, r2
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 8116 	beq.w	8003a7c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d011      	beq.n	8003880 <HAL_UART_IRQHandler+0xc8>
 800385c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00b      	beq.n	8003880 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2201      	movs	r2, #1
 800386e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003876:	f043 0201 	orr.w	r2, r3, #1
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d011      	beq.n	80038b0 <HAL_UART_IRQHandler+0xf8>
 800388c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00b      	beq.n	80038b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2202      	movs	r2, #2
 800389e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a6:	f043 0204 	orr.w	r2, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d011      	beq.n	80038e0 <HAL_UART_IRQHandler+0x128>
 80038bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00b      	beq.n	80038e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2204      	movs	r2, #4
 80038ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d6:	f043 0202 	orr.w	r2, r3, #2
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80038e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d017      	beq.n	800391c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80038ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d105      	bne.n	8003904 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80038f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80038fc:	4b5c      	ldr	r3, [pc, #368]	@ (8003a70 <HAL_UART_IRQHandler+0x2b8>)
 80038fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00b      	beq.n	800391c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2208      	movs	r2, #8
 800390a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003912:	f043 0208 	orr.w	r2, r3, #8
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800391c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003924:	2b00      	cmp	r3, #0
 8003926:	d012      	beq.n	800394e <HAL_UART_IRQHandler+0x196>
 8003928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800392c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00c      	beq.n	800394e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800393c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003944:	f043 0220 	orr.w	r2, r3, #32
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8266 	beq.w	8003e26 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800395a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d013      	beq.n	800398e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800396a:	f003 0320 	and.w	r3, r3, #32
 800396e:	2b00      	cmp	r3, #0
 8003970:	d105      	bne.n	800397e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d007      	beq.n	800398e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003994:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a2:	2b40      	cmp	r3, #64	@ 0x40
 80039a4:	d005      	beq.n	80039b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80039a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d054      	beq.n	8003a5c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 fee7 	bl	8004786 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039c2:	2b40      	cmp	r3, #64	@ 0x40
 80039c4:	d146      	bne.n	8003a54 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	3308      	adds	r3, #8
 80039cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80039d4:	e853 3f00 	ldrex	r3, [r3]
 80039d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80039dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80039e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3308      	adds	r3, #8
 80039ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80039f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80039f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80039fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003a02:	e841 2300 	strex	r3, r2, [r1]
 8003a06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1d9      	bne.n	80039c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d017      	beq.n	8003a4c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a22:	4a15      	ldr	r2, [pc, #84]	@ (8003a78 <HAL_UART_IRQHandler+0x2c0>)
 8003a24:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fd fb8d 	bl	800114c <HAL_DMA_Abort_IT>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d019      	beq.n	8003a6c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003a46:	4610      	mov	r0, r2
 8003a48:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a4a:	e00f      	b.n	8003a6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f9ff 	bl	8003e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a52:	e00b      	b.n	8003a6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 f9fb 	bl	8003e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a5a:	e007      	b.n	8003a6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f9f7 	bl	8003e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003a6a:	e1dc      	b.n	8003e26 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a6c:	bf00      	nop
    return;
 8003a6e:	e1da      	b.n	8003e26 <HAL_UART_IRQHandler+0x66e>
 8003a70:	10000001 	.word	0x10000001
 8003a74:	04000120 	.word	0x04000120
 8003a78:	08004853 	.word	0x08004853

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	f040 8170 	bne.w	8003d66 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f000 8169 	beq.w	8003d66 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a98:	f003 0310 	and.w	r3, r3, #16
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 8162 	beq.w	8003d66 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2210      	movs	r2, #16
 8003aa8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ab4:	2b40      	cmp	r3, #64	@ 0x40
 8003ab6:	f040 80d8 	bne.w	8003c6a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ac8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 80af 	beq.w	8003c30 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003ad8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003adc:	429a      	cmp	r2, r3
 8003ade:	f080 80a7 	bcs.w	8003c30 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ae8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0320 	and.w	r3, r3, #32
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f040 8087 	bne.w	8003c0e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b0c:	e853 3f00 	ldrex	r3, [r3]
 8003b10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003b14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	461a      	mov	r2, r3
 8003b26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003b2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b2e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b32:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003b36:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b3a:	e841 2300 	strex	r3, r2, [r1]
 8003b3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003b42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1da      	bne.n	8003b00 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	3308      	adds	r3, #8
 8003b50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b54:	e853 3f00 	ldrex	r3, [r3]
 8003b58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003b5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b5c:	f023 0301 	bic.w	r3, r3, #1
 8003b60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3308      	adds	r3, #8
 8003b6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b6e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b72:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003b76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003b7a:	e841 2300 	strex	r3, r2, [r1]
 8003b7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003b80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1e1      	bne.n	8003b4a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	3308      	adds	r3, #8
 8003b8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b90:	e853 3f00 	ldrex	r3, [r3]
 8003b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003b96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	3308      	adds	r3, #8
 8003ba6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003baa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003bac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003bb0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003bb2:	e841 2300 	strex	r3, r2, [r1]
 8003bb6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003bb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1e3      	bne.n	8003b86 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bd4:	e853 3f00 	ldrex	r3, [r3]
 8003bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003bda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bdc:	f023 0310 	bic.w	r3, r3, #16
 8003be0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003bf0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003bf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003bf6:	e841 2300 	strex	r3, r2, [r1]
 8003bfa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003bfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1e4      	bne.n	8003bcc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7fd fa46 	bl	800109a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2202      	movs	r2, #2
 8003c12:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	4619      	mov	r1, r3
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f91b 	bl	8003e64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003c2e:	e0fc      	b.n	8003e2a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	f040 80f5 	bne.w	8003e2a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	2b20      	cmp	r3, #32
 8003c50:	f040 80eb 	bne.w	8003e2a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003c60:	4619      	mov	r1, r3
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f8fe 	bl	8003e64 <HAL_UARTEx_RxEventCallback>
      return;
 8003c68:	e0df      	b.n	8003e2a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 80d1 	beq.w	8003e2e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003c8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f000 80cc 	beq.w	8003e2e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9e:	e853 3f00 	ldrex	r3, [r3]
 8003ca2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003caa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cc0:	e841 2300 	strex	r3, r2, [r1]
 8003cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1e4      	bne.n	8003c96 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	3308      	adds	r3, #8
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd6:	e853 3f00 	ldrex	r3, [r3]
 8003cda:	623b      	str	r3, [r7, #32]
   return(result);
 8003cdc:	6a3b      	ldr	r3, [r7, #32]
 8003cde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3308      	adds	r3, #8
 8003cf0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003cf4:	633a      	str	r2, [r7, #48]	@ 0x30
 8003cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cfc:	e841 2300 	strex	r3, r2, [r1]
 8003d00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1e1      	bne.n	8003ccc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	e853 3f00 	ldrex	r3, [r3]
 8003d28:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f023 0310 	bic.w	r3, r3, #16
 8003d30:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d3e:	61fb      	str	r3, [r7, #28]
 8003d40:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d42:	69b9      	ldr	r1, [r7, #24]
 8003d44:	69fa      	ldr	r2, [r7, #28]
 8003d46:	e841 2300 	strex	r3, r2, [r1]
 8003d4a:	617b      	str	r3, [r7, #20]
   return(result);
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1e4      	bne.n	8003d1c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2202      	movs	r2, #2
 8003d56:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f880 	bl	8003e64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d64:	e063      	b.n	8003e2e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <HAL_UART_IRQHandler+0x5d8>
 8003d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d008      	beq.n	8003d90 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d86:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 fd9f 	bl	80048cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003d8e:	e051      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d014      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d105      	bne.n	8003db4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d008      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d03a      	beq.n	8003e32 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
    }
    return;
 8003dc4:	e035      	b.n	8003e32 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d009      	beq.n	8003de6 <HAL_UART_IRQHandler+0x62e>
 8003dd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d003      	beq.n	8003de6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 fd49 	bl	8004876 <UART_EndTransmit_IT>
    return;
 8003de4:	e026      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d009      	beq.n	8003e06 <HAL_UART_IRQHandler+0x64e>
 8003df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003df6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 fd78 	bl	80048f4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e04:	e016      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d010      	beq.n	8003e34 <HAL_UART_IRQHandler+0x67c>
 8003e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	da0c      	bge.n	8003e34 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fd60 	bl	80048e0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e20:	e008      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
      return;
 8003e22:	bf00      	nop
 8003e24:	e006      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
    return;
 8003e26:	bf00      	nop
 8003e28:	e004      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
      return;
 8003e2a:	bf00      	nop
 8003e2c:	e002      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
      return;
 8003e2e:	bf00      	nop
 8003e30:	e000      	b.n	8003e34 <HAL_UART_IRQHandler+0x67c>
    return;
 8003e32:	bf00      	nop
  }
}
 8003e34:	37e8      	adds	r7, #232	@ 0xe8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop

08003e3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e80:	b08c      	sub	sp, #48	@ 0x30
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	431a      	orrs	r2, r3
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	4bab      	ldr	r3, [pc, #684]	@ (8004158 <UART_SetConfig+0x2dc>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	68da      	ldr	r2, [r3, #12]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4aa0      	ldr	r2, [pc, #640]	@ (800415c <UART_SetConfig+0x2e0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d004      	beq.n	8003ee8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003ef2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	6812      	ldr	r2, [r2, #0]
 8003efa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003efc:	430b      	orrs	r3, r1
 8003efe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f06:	f023 010f 	bic.w	r1, r3, #15
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a91      	ldr	r2, [pc, #580]	@ (8004160 <UART_SetConfig+0x2e4>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d125      	bne.n	8003f6c <UART_SetConfig+0xf0>
 8003f20:	4b90      	ldr	r3, [pc, #576]	@ (8004164 <UART_SetConfig+0x2e8>)
 8003f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	d81a      	bhi.n	8003f64 <UART_SetConfig+0xe8>
 8003f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f34 <UART_SetConfig+0xb8>)
 8003f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f34:	08003f45 	.word	0x08003f45
 8003f38:	08003f55 	.word	0x08003f55
 8003f3c:	08003f4d 	.word	0x08003f4d
 8003f40:	08003f5d 	.word	0x08003f5d
 8003f44:	2301      	movs	r3, #1
 8003f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f4a:	e0d6      	b.n	80040fa <UART_SetConfig+0x27e>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f52:	e0d2      	b.n	80040fa <UART_SetConfig+0x27e>
 8003f54:	2304      	movs	r3, #4
 8003f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f5a:	e0ce      	b.n	80040fa <UART_SetConfig+0x27e>
 8003f5c:	2308      	movs	r3, #8
 8003f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f62:	e0ca      	b.n	80040fa <UART_SetConfig+0x27e>
 8003f64:	2310      	movs	r3, #16
 8003f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f6a:	e0c6      	b.n	80040fa <UART_SetConfig+0x27e>
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a7d      	ldr	r2, [pc, #500]	@ (8004168 <UART_SetConfig+0x2ec>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d138      	bne.n	8003fe8 <UART_SetConfig+0x16c>
 8003f76:	4b7b      	ldr	r3, [pc, #492]	@ (8004164 <UART_SetConfig+0x2e8>)
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7c:	f003 030c 	and.w	r3, r3, #12
 8003f80:	2b0c      	cmp	r3, #12
 8003f82:	d82d      	bhi.n	8003fe0 <UART_SetConfig+0x164>
 8003f84:	a201      	add	r2, pc, #4	@ (adr r2, 8003f8c <UART_SetConfig+0x110>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08003fc1 	.word	0x08003fc1
 8003f90:	08003fe1 	.word	0x08003fe1
 8003f94:	08003fe1 	.word	0x08003fe1
 8003f98:	08003fe1 	.word	0x08003fe1
 8003f9c:	08003fd1 	.word	0x08003fd1
 8003fa0:	08003fe1 	.word	0x08003fe1
 8003fa4:	08003fe1 	.word	0x08003fe1
 8003fa8:	08003fe1 	.word	0x08003fe1
 8003fac:	08003fc9 	.word	0x08003fc9
 8003fb0:	08003fe1 	.word	0x08003fe1
 8003fb4:	08003fe1 	.word	0x08003fe1
 8003fb8:	08003fe1 	.word	0x08003fe1
 8003fbc:	08003fd9 	.word	0x08003fd9
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fc6:	e098      	b.n	80040fa <UART_SetConfig+0x27e>
 8003fc8:	2302      	movs	r3, #2
 8003fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fce:	e094      	b.n	80040fa <UART_SetConfig+0x27e>
 8003fd0:	2304      	movs	r3, #4
 8003fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fd6:	e090      	b.n	80040fa <UART_SetConfig+0x27e>
 8003fd8:	2308      	movs	r3, #8
 8003fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fde:	e08c      	b.n	80040fa <UART_SetConfig+0x27e>
 8003fe0:	2310      	movs	r3, #16
 8003fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fe6:	e088      	b.n	80040fa <UART_SetConfig+0x27e>
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a5f      	ldr	r2, [pc, #380]	@ (800416c <UART_SetConfig+0x2f0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d125      	bne.n	800403e <UART_SetConfig+0x1c2>
 8003ff2:	4b5c      	ldr	r3, [pc, #368]	@ (8004164 <UART_SetConfig+0x2e8>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ffc:	2b30      	cmp	r3, #48	@ 0x30
 8003ffe:	d016      	beq.n	800402e <UART_SetConfig+0x1b2>
 8004000:	2b30      	cmp	r3, #48	@ 0x30
 8004002:	d818      	bhi.n	8004036 <UART_SetConfig+0x1ba>
 8004004:	2b20      	cmp	r3, #32
 8004006:	d00a      	beq.n	800401e <UART_SetConfig+0x1a2>
 8004008:	2b20      	cmp	r3, #32
 800400a:	d814      	bhi.n	8004036 <UART_SetConfig+0x1ba>
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <UART_SetConfig+0x19a>
 8004010:	2b10      	cmp	r3, #16
 8004012:	d008      	beq.n	8004026 <UART_SetConfig+0x1aa>
 8004014:	e00f      	b.n	8004036 <UART_SetConfig+0x1ba>
 8004016:	2300      	movs	r3, #0
 8004018:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800401c:	e06d      	b.n	80040fa <UART_SetConfig+0x27e>
 800401e:	2302      	movs	r3, #2
 8004020:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004024:	e069      	b.n	80040fa <UART_SetConfig+0x27e>
 8004026:	2304      	movs	r3, #4
 8004028:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800402c:	e065      	b.n	80040fa <UART_SetConfig+0x27e>
 800402e:	2308      	movs	r3, #8
 8004030:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004034:	e061      	b.n	80040fa <UART_SetConfig+0x27e>
 8004036:	2310      	movs	r3, #16
 8004038:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800403c:	e05d      	b.n	80040fa <UART_SetConfig+0x27e>
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a4b      	ldr	r2, [pc, #300]	@ (8004170 <UART_SetConfig+0x2f4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d125      	bne.n	8004094 <UART_SetConfig+0x218>
 8004048:	4b46      	ldr	r3, [pc, #280]	@ (8004164 <UART_SetConfig+0x2e8>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004052:	2bc0      	cmp	r3, #192	@ 0xc0
 8004054:	d016      	beq.n	8004084 <UART_SetConfig+0x208>
 8004056:	2bc0      	cmp	r3, #192	@ 0xc0
 8004058:	d818      	bhi.n	800408c <UART_SetConfig+0x210>
 800405a:	2b80      	cmp	r3, #128	@ 0x80
 800405c:	d00a      	beq.n	8004074 <UART_SetConfig+0x1f8>
 800405e:	2b80      	cmp	r3, #128	@ 0x80
 8004060:	d814      	bhi.n	800408c <UART_SetConfig+0x210>
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <UART_SetConfig+0x1f0>
 8004066:	2b40      	cmp	r3, #64	@ 0x40
 8004068:	d008      	beq.n	800407c <UART_SetConfig+0x200>
 800406a:	e00f      	b.n	800408c <UART_SetConfig+0x210>
 800406c:	2300      	movs	r3, #0
 800406e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004072:	e042      	b.n	80040fa <UART_SetConfig+0x27e>
 8004074:	2302      	movs	r3, #2
 8004076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800407a:	e03e      	b.n	80040fa <UART_SetConfig+0x27e>
 800407c:	2304      	movs	r3, #4
 800407e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004082:	e03a      	b.n	80040fa <UART_SetConfig+0x27e>
 8004084:	2308      	movs	r3, #8
 8004086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800408a:	e036      	b.n	80040fa <UART_SetConfig+0x27e>
 800408c:	2310      	movs	r3, #16
 800408e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004092:	e032      	b.n	80040fa <UART_SetConfig+0x27e>
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a30      	ldr	r2, [pc, #192]	@ (800415c <UART_SetConfig+0x2e0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d12a      	bne.n	80040f4 <UART_SetConfig+0x278>
 800409e:	4b31      	ldr	r3, [pc, #196]	@ (8004164 <UART_SetConfig+0x2e8>)
 80040a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80040a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040ac:	d01a      	beq.n	80040e4 <UART_SetConfig+0x268>
 80040ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040b2:	d81b      	bhi.n	80040ec <UART_SetConfig+0x270>
 80040b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040b8:	d00c      	beq.n	80040d4 <UART_SetConfig+0x258>
 80040ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040be:	d815      	bhi.n	80040ec <UART_SetConfig+0x270>
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <UART_SetConfig+0x250>
 80040c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040c8:	d008      	beq.n	80040dc <UART_SetConfig+0x260>
 80040ca:	e00f      	b.n	80040ec <UART_SetConfig+0x270>
 80040cc:	2300      	movs	r3, #0
 80040ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040d2:	e012      	b.n	80040fa <UART_SetConfig+0x27e>
 80040d4:	2302      	movs	r3, #2
 80040d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040da:	e00e      	b.n	80040fa <UART_SetConfig+0x27e>
 80040dc:	2304      	movs	r3, #4
 80040de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040e2:	e00a      	b.n	80040fa <UART_SetConfig+0x27e>
 80040e4:	2308      	movs	r3, #8
 80040e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040ea:	e006      	b.n	80040fa <UART_SetConfig+0x27e>
 80040ec:	2310      	movs	r3, #16
 80040ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040f2:	e002      	b.n	80040fa <UART_SetConfig+0x27e>
 80040f4:	2310      	movs	r3, #16
 80040f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a17      	ldr	r2, [pc, #92]	@ (800415c <UART_SetConfig+0x2e0>)
 8004100:	4293      	cmp	r3, r2
 8004102:	f040 80a8 	bne.w	8004256 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004106:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800410a:	2b08      	cmp	r3, #8
 800410c:	d834      	bhi.n	8004178 <UART_SetConfig+0x2fc>
 800410e:	a201      	add	r2, pc, #4	@ (adr r2, 8004114 <UART_SetConfig+0x298>)
 8004110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004114:	08004139 	.word	0x08004139
 8004118:	08004179 	.word	0x08004179
 800411c:	08004141 	.word	0x08004141
 8004120:	08004179 	.word	0x08004179
 8004124:	08004147 	.word	0x08004147
 8004128:	08004179 	.word	0x08004179
 800412c:	08004179 	.word	0x08004179
 8004130:	08004179 	.word	0x08004179
 8004134:	0800414f 	.word	0x0800414f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004138:	f7fd ff62 	bl	8002000 <HAL_RCC_GetPCLK1Freq>
 800413c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800413e:	e021      	b.n	8004184 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004140:	4b0c      	ldr	r3, [pc, #48]	@ (8004174 <UART_SetConfig+0x2f8>)
 8004142:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004144:	e01e      	b.n	8004184 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004146:	f7fd feed 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 800414a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800414c:	e01a      	b.n	8004184 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800414e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004152:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004154:	e016      	b.n	8004184 <UART_SetConfig+0x308>
 8004156:	bf00      	nop
 8004158:	cfff69f3 	.word	0xcfff69f3
 800415c:	40008000 	.word	0x40008000
 8004160:	40013800 	.word	0x40013800
 8004164:	40021000 	.word	0x40021000
 8004168:	40004400 	.word	0x40004400
 800416c:	40004800 	.word	0x40004800
 8004170:	40004c00 	.word	0x40004c00
 8004174:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004178:	2300      	movs	r3, #0
 800417a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004182:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 812a 	beq.w	80043e0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004190:	4a9e      	ldr	r2, [pc, #632]	@ (800440c <UART_SetConfig+0x590>)
 8004192:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004196:	461a      	mov	r2, r3
 8004198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419a:	fbb3 f3f2 	udiv	r3, r3, r2
 800419e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	4613      	mov	r3, r2
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	4413      	add	r3, r2
 80041aa:	69ba      	ldr	r2, [r7, #24]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d305      	bcc.n	80041bc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d903      	bls.n	80041c4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80041c2:	e10d      	b.n	80043e0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c6:	2200      	movs	r2, #0
 80041c8:	60bb      	str	r3, [r7, #8]
 80041ca:	60fa      	str	r2, [r7, #12]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d0:	4a8e      	ldr	r2, [pc, #568]	@ (800440c <UART_SetConfig+0x590>)
 80041d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2200      	movs	r2, #0
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	607a      	str	r2, [r7, #4]
 80041de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80041e6:	f7fc f86b 	bl	80002c0 <__aeabi_uldivmod>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	4610      	mov	r0, r2
 80041f0:	4619      	mov	r1, r3
 80041f2:	f04f 0200 	mov.w	r2, #0
 80041f6:	f04f 0300 	mov.w	r3, #0
 80041fa:	020b      	lsls	r3, r1, #8
 80041fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004200:	0202      	lsls	r2, r0, #8
 8004202:	6979      	ldr	r1, [r7, #20]
 8004204:	6849      	ldr	r1, [r1, #4]
 8004206:	0849      	lsrs	r1, r1, #1
 8004208:	2000      	movs	r0, #0
 800420a:	460c      	mov	r4, r1
 800420c:	4605      	mov	r5, r0
 800420e:	eb12 0804 	adds.w	r8, r2, r4
 8004212:	eb43 0905 	adc.w	r9, r3, r5
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	469a      	mov	sl, r3
 800421e:	4693      	mov	fp, r2
 8004220:	4652      	mov	r2, sl
 8004222:	465b      	mov	r3, fp
 8004224:	4640      	mov	r0, r8
 8004226:	4649      	mov	r1, r9
 8004228:	f7fc f84a 	bl	80002c0 <__aeabi_uldivmod>
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	4613      	mov	r3, r2
 8004232:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800423a:	d308      	bcc.n	800424e <UART_SetConfig+0x3d2>
 800423c:	6a3b      	ldr	r3, [r7, #32]
 800423e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004242:	d204      	bcs.n	800424e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6a3a      	ldr	r2, [r7, #32]
 800424a:	60da      	str	r2, [r3, #12]
 800424c:	e0c8      	b.n	80043e0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004254:	e0c4      	b.n	80043e0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800425e:	d167      	bne.n	8004330 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004260:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004264:	2b08      	cmp	r3, #8
 8004266:	d828      	bhi.n	80042ba <UART_SetConfig+0x43e>
 8004268:	a201      	add	r2, pc, #4	@ (adr r2, 8004270 <UART_SetConfig+0x3f4>)
 800426a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426e:	bf00      	nop
 8004270:	08004295 	.word	0x08004295
 8004274:	0800429d 	.word	0x0800429d
 8004278:	080042a5 	.word	0x080042a5
 800427c:	080042bb 	.word	0x080042bb
 8004280:	080042ab 	.word	0x080042ab
 8004284:	080042bb 	.word	0x080042bb
 8004288:	080042bb 	.word	0x080042bb
 800428c:	080042bb 	.word	0x080042bb
 8004290:	080042b3 	.word	0x080042b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004294:	f7fd feb4 	bl	8002000 <HAL_RCC_GetPCLK1Freq>
 8004298:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800429a:	e014      	b.n	80042c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800429c:	f7fd fec6 	bl	800202c <HAL_RCC_GetPCLK2Freq>
 80042a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042a2:	e010      	b.n	80042c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a4:	4b5a      	ldr	r3, [pc, #360]	@ (8004410 <UART_SetConfig+0x594>)
 80042a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80042a8:	e00d      	b.n	80042c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042aa:	f7fd fe3b 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 80042ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042b0:	e009      	b.n	80042c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80042b8:	e005      	b.n	80042c6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80042c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 8089 	beq.w	80043e0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	4a4e      	ldr	r2, [pc, #312]	@ (800440c <UART_SetConfig+0x590>)
 80042d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042d8:	461a      	mov	r2, r3
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80042e0:	005a      	lsls	r2, r3, #1
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	085b      	lsrs	r3, r3, #1
 80042e8:	441a      	add	r2, r3
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	2b0f      	cmp	r3, #15
 80042f8:	d916      	bls.n	8004328 <UART_SetConfig+0x4ac>
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004300:	d212      	bcs.n	8004328 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	b29b      	uxth	r3, r3
 8004306:	f023 030f 	bic.w	r3, r3, #15
 800430a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	085b      	lsrs	r3, r3, #1
 8004310:	b29b      	uxth	r3, r3
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	b29a      	uxth	r2, r3
 8004318:	8bfb      	ldrh	r3, [r7, #30]
 800431a:	4313      	orrs	r3, r2
 800431c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	8bfa      	ldrh	r2, [r7, #30]
 8004324:	60da      	str	r2, [r3, #12]
 8004326:	e05b      	b.n	80043e0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800432e:	e057      	b.n	80043e0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004330:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004334:	2b08      	cmp	r3, #8
 8004336:	d828      	bhi.n	800438a <UART_SetConfig+0x50e>
 8004338:	a201      	add	r2, pc, #4	@ (adr r2, 8004340 <UART_SetConfig+0x4c4>)
 800433a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800433e:	bf00      	nop
 8004340:	08004365 	.word	0x08004365
 8004344:	0800436d 	.word	0x0800436d
 8004348:	08004375 	.word	0x08004375
 800434c:	0800438b 	.word	0x0800438b
 8004350:	0800437b 	.word	0x0800437b
 8004354:	0800438b 	.word	0x0800438b
 8004358:	0800438b 	.word	0x0800438b
 800435c:	0800438b 	.word	0x0800438b
 8004360:	08004383 	.word	0x08004383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004364:	f7fd fe4c 	bl	8002000 <HAL_RCC_GetPCLK1Freq>
 8004368:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800436a:	e014      	b.n	8004396 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800436c:	f7fd fe5e 	bl	800202c <HAL_RCC_GetPCLK2Freq>
 8004370:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004372:	e010      	b.n	8004396 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004374:	4b26      	ldr	r3, [pc, #152]	@ (8004410 <UART_SetConfig+0x594>)
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004378:	e00d      	b.n	8004396 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800437a:	f7fd fdd3 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 800437e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004380:	e009      	b.n	8004396 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004382:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004388:	e005      	b.n	8004396 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800438a:	2300      	movs	r3, #0
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004394:	bf00      	nop
    }

    if (pclk != 0U)
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	2b00      	cmp	r3, #0
 800439a:	d021      	beq.n	80043e0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a0:	4a1a      	ldr	r2, [pc, #104]	@ (800440c <UART_SetConfig+0x590>)
 80043a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043a6:	461a      	mov	r2, r3
 80043a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	085b      	lsrs	r3, r3, #1
 80043b4:	441a      	add	r2, r3
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80043be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	2b0f      	cmp	r3, #15
 80043c4:	d909      	bls.n	80043da <UART_SetConfig+0x55e>
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043cc:	d205      	bcs.n	80043da <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	60da      	str	r2, [r3, #12]
 80043d8:	e002      	b.n	80043e0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2200      	movs	r2, #0
 80043f4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2200      	movs	r2, #0
 80043fa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80043fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004400:	4618      	mov	r0, r3
 8004402:	3730      	adds	r7, #48	@ 0x30
 8004404:	46bd      	mov	sp, r7
 8004406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800440a:	bf00      	nop
 800440c:	08005acc 	.word	0x08005acc
 8004410:	00f42400 	.word	0x00f42400

08004414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004420:	f003 0308 	and.w	r3, r3, #8
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00a      	beq.n	800443e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	430a      	orrs	r2, r1
 800443c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004486:	f003 0304 	and.w	r3, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00a      	beq.n	80044c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ca:	f003 0320 	and.w	r3, r3, #32
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01a      	beq.n	800452a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004512:	d10a      	bne.n	800452a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	430a      	orrs	r2, r1
 8004528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00a      	beq.n	800454c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	430a      	orrs	r2, r1
 800454a:	605a      	str	r2, [r3, #4]
  }
}
 800454c:	bf00      	nop
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b098      	sub	sp, #96	@ 0x60
 800455c:	af02      	add	r7, sp, #8
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004568:	f7fc fc7c 	bl	8000e64 <HAL_GetTick>
 800456c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0308 	and.w	r3, r3, #8
 8004578:	2b08      	cmp	r3, #8
 800457a:	d12f      	bne.n	80045dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800457c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004580:	9300      	str	r3, [sp, #0]
 8004582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004584:	2200      	movs	r2, #0
 8004586:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f88e 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d022      	beq.n	80045dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800459e:	e853 3f00 	ldrex	r3, [r3]
 80045a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	461a      	mov	r2, r3
 80045b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045bc:	e841 2300 	strex	r3, r2, [r1]
 80045c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e6      	bne.n	8004596 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e063      	b.n	80046a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	d149      	bne.n	800467e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045f2:	2200      	movs	r2, #0
 80045f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f857 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d03c      	beq.n	800467e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	e853 3f00 	ldrex	r3, [r3]
 8004610:	623b      	str	r3, [r7, #32]
   return(result);
 8004612:	6a3b      	ldr	r3, [r7, #32]
 8004614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004618:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004622:	633b      	str	r3, [r7, #48]	@ 0x30
 8004624:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e6      	bne.n	8004604 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	3308      	adds	r3, #8
 800463c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	60fb      	str	r3, [r7, #12]
   return(result);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f023 0301 	bic.w	r3, r3, #1
 800464c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3308      	adds	r3, #8
 8004654:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004656:	61fa      	str	r2, [r7, #28]
 8004658:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	69b9      	ldr	r1, [r7, #24]
 800465c:	69fa      	ldr	r2, [r7, #28]
 800465e:	e841 2300 	strex	r3, r2, [r1]
 8004662:	617b      	str	r3, [r7, #20]
   return(result);
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1e5      	bne.n	8004636 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e012      	b.n	80046a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3758      	adds	r7, #88	@ 0x58
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	603b      	str	r3, [r7, #0]
 80046b8:	4613      	mov	r3, r2
 80046ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046bc:	e04f      	b.n	800475e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046c4:	d04b      	beq.n	800475e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c6:	f7fc fbcd 	bl	8000e64 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d302      	bcc.n	80046dc <UART_WaitOnFlagUntilTimeout+0x30>
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e04e      	b.n	800477e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0304 	and.w	r3, r3, #4
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d037      	beq.n	800475e <UART_WaitOnFlagUntilTimeout+0xb2>
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b80      	cmp	r3, #128	@ 0x80
 80046f2:	d034      	beq.n	800475e <UART_WaitOnFlagUntilTimeout+0xb2>
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2b40      	cmp	r3, #64	@ 0x40
 80046f8:	d031      	beq.n	800475e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	f003 0308 	and.w	r3, r3, #8
 8004704:	2b08      	cmp	r3, #8
 8004706:	d110      	bne.n	800472a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2208      	movs	r2, #8
 800470e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 f838 	bl	8004786 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2208      	movs	r2, #8
 800471a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e029      	b.n	800477e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004738:	d111      	bne.n	800475e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004742:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 f81e 	bl	8004786 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2220      	movs	r2, #32
 800474e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e00f      	b.n	800477e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	69da      	ldr	r2, [r3, #28]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4013      	ands	r3, r2
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	bf0c      	ite	eq
 800476e:	2301      	moveq	r3, #1
 8004770:	2300      	movne	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	429a      	cmp	r2, r3
 800477a:	d0a0      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004786:	b480      	push	{r7}
 8004788:	b095      	sub	sp, #84	@ 0x54
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004796:	e853 3f00 	ldrex	r3, [r3]
 800479a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800479c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	461a      	mov	r2, r3
 80047aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80047ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047b4:	e841 2300 	strex	r3, r2, [r1]
 80047b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1e6      	bne.n	800478e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	3308      	adds	r3, #8
 80047c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	e853 3f00 	ldrex	r3, [r3]
 80047ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d6:	f023 0301 	bic.w	r3, r3, #1
 80047da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	3308      	adds	r3, #8
 80047e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047ec:	e841 2300 	strex	r3, r2, [r1]
 80047f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1e3      	bne.n	80047c0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d118      	bne.n	8004832 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	60bb      	str	r3, [r7, #8]
   return(result);
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	f023 0310 	bic.w	r3, r3, #16
 8004814:	647b      	str	r3, [r7, #68]	@ 0x44
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	461a      	mov	r2, r3
 800481c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800481e:	61bb      	str	r3, [r7, #24]
 8004820:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004822:	6979      	ldr	r1, [r7, #20]
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	e841 2300 	strex	r3, r2, [r1]
 800482a:	613b      	str	r3, [r7, #16]
   return(result);
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1e6      	bne.n	8004800 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2220      	movs	r2, #32
 8004836:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004846:	bf00      	nop
 8004848:	3754      	adds	r7, #84	@ 0x54
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b084      	sub	sp, #16
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004868:	68f8      	ldr	r0, [r7, #12]
 800486a:	f7ff faf1 	bl	8003e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800486e:	bf00      	nop
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b088      	sub	sp, #32
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	e853 3f00 	ldrex	r3, [r3]
 800488a:	60bb      	str	r3, [r7, #8]
   return(result);
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004892:	61fb      	str	r3, [r7, #28]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	461a      	mov	r2, r3
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	61bb      	str	r3, [r7, #24]
 800489e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a0:	6979      	ldr	r1, [r7, #20]
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	e841 2300 	strex	r3, r2, [r1]
 80048a8:	613b      	str	r3, [r7, #16]
   return(result);
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1e6      	bne.n	800487e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7ff fabc 	bl	8003e3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048c4:	bf00      	nop
 80048c6:	3720      	adds	r7, #32
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <HAL_UARTEx_DisableFifoMode+0x16>
 800491a:	2302      	movs	r3, #2
 800491c:	e027      	b.n	800496e <HAL_UARTEx_DisableFifoMode+0x66>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2224      	movs	r2, #36	@ 0x24
 800492a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 0201 	bic.w	r2, r2, #1
 8004944:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800494c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2220      	movs	r2, #32
 8004960:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr

0800497a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b084      	sub	sp, #16
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
 8004982:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800498e:	2302      	movs	r3, #2
 8004990:	e02d      	b.n	80049ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2224      	movs	r2, #36	@ 0x24
 800499e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 0201 	bic.w	r2, r2, #1
 80049b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f850 	bl	8004a74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b084      	sub	sp, #16
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
 80049fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d101      	bne.n	8004a0e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e02d      	b.n	8004a6a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2224      	movs	r2, #36	@ 0x24
 8004a1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0201 	bic.w	r2, r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f812 	bl	8004a74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d108      	bne.n	8004a96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a94:	e031      	b.n	8004afa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004a96:	2308      	movs	r3, #8
 8004a98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004a9a:	2308      	movs	r3, #8
 8004a9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	0e5b      	lsrs	r3, r3, #25
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	0f5b      	lsrs	r3, r3, #29
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004abe:	7bbb      	ldrb	r3, [r7, #14]
 8004ac0:	7b3a      	ldrb	r2, [r7, #12]
 8004ac2:	4911      	ldr	r1, [pc, #68]	@ (8004b08 <UARTEx_SetNbDataToProcess+0x94>)
 8004ac4:	5c8a      	ldrb	r2, [r1, r2]
 8004ac6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004aca:	7b3a      	ldrb	r2, [r7, #12]
 8004acc:	490f      	ldr	r1, [pc, #60]	@ (8004b0c <UARTEx_SetNbDataToProcess+0x98>)
 8004ace:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004ad0:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	7b7a      	ldrb	r2, [r7, #13]
 8004ae0:	4909      	ldr	r1, [pc, #36]	@ (8004b08 <UARTEx_SetNbDataToProcess+0x94>)
 8004ae2:	5c8a      	ldrb	r2, [r1, r2]
 8004ae4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004ae8:	7b7a      	ldrb	r2, [r7, #13]
 8004aea:	4908      	ldr	r1, [pc, #32]	@ (8004b0c <UARTEx_SetNbDataToProcess+0x98>)
 8004aec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004aee:	fb93 f3f2 	sdiv	r3, r3, r2
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004afa:	bf00      	nop
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	08005ae4 	.word	0x08005ae4
 8004b0c:	08005aec 	.word	0x08005aec

08004b10 <std>:
 8004b10:	2300      	movs	r3, #0
 8004b12:	b510      	push	{r4, lr}
 8004b14:	4604      	mov	r4, r0
 8004b16:	e9c0 3300 	strd	r3, r3, [r0]
 8004b1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b1e:	6083      	str	r3, [r0, #8]
 8004b20:	8181      	strh	r1, [r0, #12]
 8004b22:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b24:	81c2      	strh	r2, [r0, #14]
 8004b26:	6183      	str	r3, [r0, #24]
 8004b28:	4619      	mov	r1, r3
 8004b2a:	2208      	movs	r2, #8
 8004b2c:	305c      	adds	r0, #92	@ 0x5c
 8004b2e:	f000 f9f9 	bl	8004f24 <memset>
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <std+0x58>)
 8004b34:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b36:	4b0d      	ldr	r3, [pc, #52]	@ (8004b6c <std+0x5c>)
 8004b38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <std+0x60>)
 8004b3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b74 <std+0x64>)
 8004b40:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b42:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <std+0x68>)
 8004b44:	6224      	str	r4, [r4, #32]
 8004b46:	429c      	cmp	r4, r3
 8004b48:	d006      	beq.n	8004b58 <std+0x48>
 8004b4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b4e:	4294      	cmp	r4, r2
 8004b50:	d002      	beq.n	8004b58 <std+0x48>
 8004b52:	33d0      	adds	r3, #208	@ 0xd0
 8004b54:	429c      	cmp	r4, r3
 8004b56:	d105      	bne.n	8004b64 <std+0x54>
 8004b58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b60:	f000 ba58 	b.w	8005014 <__retarget_lock_init_recursive>
 8004b64:	bd10      	pop	{r4, pc}
 8004b66:	bf00      	nop
 8004b68:	08004d75 	.word	0x08004d75
 8004b6c:	08004d97 	.word	0x08004d97
 8004b70:	08004dcf 	.word	0x08004dcf
 8004b74:	08004df3 	.word	0x08004df3
 8004b78:	2000016c 	.word	0x2000016c

08004b7c <stdio_exit_handler>:
 8004b7c:	4a02      	ldr	r2, [pc, #8]	@ (8004b88 <stdio_exit_handler+0xc>)
 8004b7e:	4903      	ldr	r1, [pc, #12]	@ (8004b8c <stdio_exit_handler+0x10>)
 8004b80:	4803      	ldr	r0, [pc, #12]	@ (8004b90 <stdio_exit_handler+0x14>)
 8004b82:	f000 b869 	b.w	8004c58 <_fwalk_sglue>
 8004b86:	bf00      	nop
 8004b88:	2000000c 	.word	0x2000000c
 8004b8c:	080058b1 	.word	0x080058b1
 8004b90:	2000001c 	.word	0x2000001c

08004b94 <cleanup_stdio>:
 8004b94:	6841      	ldr	r1, [r0, #4]
 8004b96:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc8 <cleanup_stdio+0x34>)
 8004b98:	4299      	cmp	r1, r3
 8004b9a:	b510      	push	{r4, lr}
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	d001      	beq.n	8004ba4 <cleanup_stdio+0x10>
 8004ba0:	f000 fe86 	bl	80058b0 <_fflush_r>
 8004ba4:	68a1      	ldr	r1, [r4, #8]
 8004ba6:	4b09      	ldr	r3, [pc, #36]	@ (8004bcc <cleanup_stdio+0x38>)
 8004ba8:	4299      	cmp	r1, r3
 8004baa:	d002      	beq.n	8004bb2 <cleanup_stdio+0x1e>
 8004bac:	4620      	mov	r0, r4
 8004bae:	f000 fe7f 	bl	80058b0 <_fflush_r>
 8004bb2:	68e1      	ldr	r1, [r4, #12]
 8004bb4:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <cleanup_stdio+0x3c>)
 8004bb6:	4299      	cmp	r1, r3
 8004bb8:	d004      	beq.n	8004bc4 <cleanup_stdio+0x30>
 8004bba:	4620      	mov	r0, r4
 8004bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc0:	f000 be76 	b.w	80058b0 <_fflush_r>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	bf00      	nop
 8004bc8:	2000016c 	.word	0x2000016c
 8004bcc:	200001d4 	.word	0x200001d4
 8004bd0:	2000023c 	.word	0x2000023c

08004bd4 <global_stdio_init.part.0>:
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <global_stdio_init.part.0+0x30>)
 8004bd8:	4c0b      	ldr	r4, [pc, #44]	@ (8004c08 <global_stdio_init.part.0+0x34>)
 8004bda:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <global_stdio_init.part.0+0x38>)
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	4620      	mov	r0, r4
 8004be0:	2200      	movs	r2, #0
 8004be2:	2104      	movs	r1, #4
 8004be4:	f7ff ff94 	bl	8004b10 <std>
 8004be8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004bec:	2201      	movs	r2, #1
 8004bee:	2109      	movs	r1, #9
 8004bf0:	f7ff ff8e 	bl	8004b10 <std>
 8004bf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bfe:	2112      	movs	r1, #18
 8004c00:	f7ff bf86 	b.w	8004b10 <std>
 8004c04:	200002a4 	.word	0x200002a4
 8004c08:	2000016c 	.word	0x2000016c
 8004c0c:	08004b7d 	.word	0x08004b7d

08004c10 <__sfp_lock_acquire>:
 8004c10:	4801      	ldr	r0, [pc, #4]	@ (8004c18 <__sfp_lock_acquire+0x8>)
 8004c12:	f000 ba00 	b.w	8005016 <__retarget_lock_acquire_recursive>
 8004c16:	bf00      	nop
 8004c18:	200002ad 	.word	0x200002ad

08004c1c <__sfp_lock_release>:
 8004c1c:	4801      	ldr	r0, [pc, #4]	@ (8004c24 <__sfp_lock_release+0x8>)
 8004c1e:	f000 b9fb 	b.w	8005018 <__retarget_lock_release_recursive>
 8004c22:	bf00      	nop
 8004c24:	200002ad 	.word	0x200002ad

08004c28 <__sinit>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	f7ff fff0 	bl	8004c10 <__sfp_lock_acquire>
 8004c30:	6a23      	ldr	r3, [r4, #32]
 8004c32:	b11b      	cbz	r3, 8004c3c <__sinit+0x14>
 8004c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c38:	f7ff bff0 	b.w	8004c1c <__sfp_lock_release>
 8004c3c:	4b04      	ldr	r3, [pc, #16]	@ (8004c50 <__sinit+0x28>)
 8004c3e:	6223      	str	r3, [r4, #32]
 8004c40:	4b04      	ldr	r3, [pc, #16]	@ (8004c54 <__sinit+0x2c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1f5      	bne.n	8004c34 <__sinit+0xc>
 8004c48:	f7ff ffc4 	bl	8004bd4 <global_stdio_init.part.0>
 8004c4c:	e7f2      	b.n	8004c34 <__sinit+0xc>
 8004c4e:	bf00      	nop
 8004c50:	08004b95 	.word	0x08004b95
 8004c54:	200002a4 	.word	0x200002a4

08004c58 <_fwalk_sglue>:
 8004c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c5c:	4607      	mov	r7, r0
 8004c5e:	4688      	mov	r8, r1
 8004c60:	4614      	mov	r4, r2
 8004c62:	2600      	movs	r6, #0
 8004c64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c68:	f1b9 0901 	subs.w	r9, r9, #1
 8004c6c:	d505      	bpl.n	8004c7a <_fwalk_sglue+0x22>
 8004c6e:	6824      	ldr	r4, [r4, #0]
 8004c70:	2c00      	cmp	r4, #0
 8004c72:	d1f7      	bne.n	8004c64 <_fwalk_sglue+0xc>
 8004c74:	4630      	mov	r0, r6
 8004c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c7a:	89ab      	ldrh	r3, [r5, #12]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d907      	bls.n	8004c90 <_fwalk_sglue+0x38>
 8004c80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c84:	3301      	adds	r3, #1
 8004c86:	d003      	beq.n	8004c90 <_fwalk_sglue+0x38>
 8004c88:	4629      	mov	r1, r5
 8004c8a:	4638      	mov	r0, r7
 8004c8c:	47c0      	blx	r8
 8004c8e:	4306      	orrs	r6, r0
 8004c90:	3568      	adds	r5, #104	@ 0x68
 8004c92:	e7e9      	b.n	8004c68 <_fwalk_sglue+0x10>

08004c94 <iprintf>:
 8004c94:	b40f      	push	{r0, r1, r2, r3}
 8004c96:	b507      	push	{r0, r1, r2, lr}
 8004c98:	4906      	ldr	r1, [pc, #24]	@ (8004cb4 <iprintf+0x20>)
 8004c9a:	ab04      	add	r3, sp, #16
 8004c9c:	6808      	ldr	r0, [r1, #0]
 8004c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ca2:	6881      	ldr	r1, [r0, #8]
 8004ca4:	9301      	str	r3, [sp, #4]
 8004ca6:	f000 fadb 	bl	8005260 <_vfiprintf_r>
 8004caa:	b003      	add	sp, #12
 8004cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cb0:	b004      	add	sp, #16
 8004cb2:	4770      	bx	lr
 8004cb4:	20000018 	.word	0x20000018

08004cb8 <_puts_r>:
 8004cb8:	6a03      	ldr	r3, [r0, #32]
 8004cba:	b570      	push	{r4, r5, r6, lr}
 8004cbc:	6884      	ldr	r4, [r0, #8]
 8004cbe:	4605      	mov	r5, r0
 8004cc0:	460e      	mov	r6, r1
 8004cc2:	b90b      	cbnz	r3, 8004cc8 <_puts_r+0x10>
 8004cc4:	f7ff ffb0 	bl	8004c28 <__sinit>
 8004cc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004cca:	07db      	lsls	r3, r3, #31
 8004ccc:	d405      	bmi.n	8004cda <_puts_r+0x22>
 8004cce:	89a3      	ldrh	r3, [r4, #12]
 8004cd0:	0598      	lsls	r0, r3, #22
 8004cd2:	d402      	bmi.n	8004cda <_puts_r+0x22>
 8004cd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004cd6:	f000 f99e 	bl	8005016 <__retarget_lock_acquire_recursive>
 8004cda:	89a3      	ldrh	r3, [r4, #12]
 8004cdc:	0719      	lsls	r1, r3, #28
 8004cde:	d502      	bpl.n	8004ce6 <_puts_r+0x2e>
 8004ce0:	6923      	ldr	r3, [r4, #16]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d135      	bne.n	8004d52 <_puts_r+0x9a>
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	4628      	mov	r0, r5
 8004cea:	f000 f8c5 	bl	8004e78 <__swsetup_r>
 8004cee:	b380      	cbz	r0, 8004d52 <_puts_r+0x9a>
 8004cf0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004cf4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004cf6:	07da      	lsls	r2, r3, #31
 8004cf8:	d405      	bmi.n	8004d06 <_puts_r+0x4e>
 8004cfa:	89a3      	ldrh	r3, [r4, #12]
 8004cfc:	059b      	lsls	r3, r3, #22
 8004cfe:	d402      	bmi.n	8004d06 <_puts_r+0x4e>
 8004d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d02:	f000 f989 	bl	8005018 <__retarget_lock_release_recursive>
 8004d06:	4628      	mov	r0, r5
 8004d08:	bd70      	pop	{r4, r5, r6, pc}
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	da04      	bge.n	8004d18 <_puts_r+0x60>
 8004d0e:	69a2      	ldr	r2, [r4, #24]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	dc17      	bgt.n	8004d44 <_puts_r+0x8c>
 8004d14:	290a      	cmp	r1, #10
 8004d16:	d015      	beq.n	8004d44 <_puts_r+0x8c>
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	6022      	str	r2, [r4, #0]
 8004d1e:	7019      	strb	r1, [r3, #0]
 8004d20:	68a3      	ldr	r3, [r4, #8]
 8004d22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d26:	3b01      	subs	r3, #1
 8004d28:	60a3      	str	r3, [r4, #8]
 8004d2a:	2900      	cmp	r1, #0
 8004d2c:	d1ed      	bne.n	8004d0a <_puts_r+0x52>
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	da11      	bge.n	8004d56 <_puts_r+0x9e>
 8004d32:	4622      	mov	r2, r4
 8004d34:	210a      	movs	r1, #10
 8004d36:	4628      	mov	r0, r5
 8004d38:	f000 f85f 	bl	8004dfa <__swbuf_r>
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d0d7      	beq.n	8004cf0 <_puts_r+0x38>
 8004d40:	250a      	movs	r5, #10
 8004d42:	e7d7      	b.n	8004cf4 <_puts_r+0x3c>
 8004d44:	4622      	mov	r2, r4
 8004d46:	4628      	mov	r0, r5
 8004d48:	f000 f857 	bl	8004dfa <__swbuf_r>
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	d1e7      	bne.n	8004d20 <_puts_r+0x68>
 8004d50:	e7ce      	b.n	8004cf0 <_puts_r+0x38>
 8004d52:	3e01      	subs	r6, #1
 8004d54:	e7e4      	b.n	8004d20 <_puts_r+0x68>
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	1c5a      	adds	r2, r3, #1
 8004d5a:	6022      	str	r2, [r4, #0]
 8004d5c:	220a      	movs	r2, #10
 8004d5e:	701a      	strb	r2, [r3, #0]
 8004d60:	e7ee      	b.n	8004d40 <_puts_r+0x88>
	...

08004d64 <puts>:
 8004d64:	4b02      	ldr	r3, [pc, #8]	@ (8004d70 <puts+0xc>)
 8004d66:	4601      	mov	r1, r0
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	f7ff bfa5 	b.w	8004cb8 <_puts_r>
 8004d6e:	bf00      	nop
 8004d70:	20000018 	.word	0x20000018

08004d74 <__sread>:
 8004d74:	b510      	push	{r4, lr}
 8004d76:	460c      	mov	r4, r1
 8004d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d7c:	f000 f8fc 	bl	8004f78 <_read_r>
 8004d80:	2800      	cmp	r0, #0
 8004d82:	bfab      	itete	ge
 8004d84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d86:	89a3      	ldrhlt	r3, [r4, #12]
 8004d88:	181b      	addge	r3, r3, r0
 8004d8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d8e:	bfac      	ite	ge
 8004d90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d92:	81a3      	strhlt	r3, [r4, #12]
 8004d94:	bd10      	pop	{r4, pc}

08004d96 <__swrite>:
 8004d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9a:	461f      	mov	r7, r3
 8004d9c:	898b      	ldrh	r3, [r1, #12]
 8004d9e:	05db      	lsls	r3, r3, #23
 8004da0:	4605      	mov	r5, r0
 8004da2:	460c      	mov	r4, r1
 8004da4:	4616      	mov	r6, r2
 8004da6:	d505      	bpl.n	8004db4 <__swrite+0x1e>
 8004da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dac:	2302      	movs	r3, #2
 8004dae:	2200      	movs	r2, #0
 8004db0:	f000 f8d0 	bl	8004f54 <_lseek_r>
 8004db4:	89a3      	ldrh	r3, [r4, #12]
 8004db6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dbe:	81a3      	strh	r3, [r4, #12]
 8004dc0:	4632      	mov	r2, r6
 8004dc2:	463b      	mov	r3, r7
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dca:	f000 b8e7 	b.w	8004f9c <_write_r>

08004dce <__sseek>:
 8004dce:	b510      	push	{r4, lr}
 8004dd0:	460c      	mov	r4, r1
 8004dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dd6:	f000 f8bd 	bl	8004f54 <_lseek_r>
 8004dda:	1c43      	adds	r3, r0, #1
 8004ddc:	89a3      	ldrh	r3, [r4, #12]
 8004dde:	bf15      	itete	ne
 8004de0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004de2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004de6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004dea:	81a3      	strheq	r3, [r4, #12]
 8004dec:	bf18      	it	ne
 8004dee:	81a3      	strhne	r3, [r4, #12]
 8004df0:	bd10      	pop	{r4, pc}

08004df2 <__sclose>:
 8004df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004df6:	f000 b89d 	b.w	8004f34 <_close_r>

08004dfa <__swbuf_r>:
 8004dfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfc:	460e      	mov	r6, r1
 8004dfe:	4614      	mov	r4, r2
 8004e00:	4605      	mov	r5, r0
 8004e02:	b118      	cbz	r0, 8004e0c <__swbuf_r+0x12>
 8004e04:	6a03      	ldr	r3, [r0, #32]
 8004e06:	b90b      	cbnz	r3, 8004e0c <__swbuf_r+0x12>
 8004e08:	f7ff ff0e 	bl	8004c28 <__sinit>
 8004e0c:	69a3      	ldr	r3, [r4, #24]
 8004e0e:	60a3      	str	r3, [r4, #8]
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	071a      	lsls	r2, r3, #28
 8004e14:	d501      	bpl.n	8004e1a <__swbuf_r+0x20>
 8004e16:	6923      	ldr	r3, [r4, #16]
 8004e18:	b943      	cbnz	r3, 8004e2c <__swbuf_r+0x32>
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	f000 f82b 	bl	8004e78 <__swsetup_r>
 8004e22:	b118      	cbz	r0, 8004e2c <__swbuf_r+0x32>
 8004e24:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004e28:	4638      	mov	r0, r7
 8004e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	6922      	ldr	r2, [r4, #16]
 8004e30:	1a98      	subs	r0, r3, r2
 8004e32:	6963      	ldr	r3, [r4, #20]
 8004e34:	b2f6      	uxtb	r6, r6
 8004e36:	4283      	cmp	r3, r0
 8004e38:	4637      	mov	r7, r6
 8004e3a:	dc05      	bgt.n	8004e48 <__swbuf_r+0x4e>
 8004e3c:	4621      	mov	r1, r4
 8004e3e:	4628      	mov	r0, r5
 8004e40:	f000 fd36 	bl	80058b0 <_fflush_r>
 8004e44:	2800      	cmp	r0, #0
 8004e46:	d1ed      	bne.n	8004e24 <__swbuf_r+0x2a>
 8004e48:	68a3      	ldr	r3, [r4, #8]
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	60a3      	str	r3, [r4, #8]
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	1c5a      	adds	r2, r3, #1
 8004e52:	6022      	str	r2, [r4, #0]
 8004e54:	701e      	strb	r6, [r3, #0]
 8004e56:	6962      	ldr	r2, [r4, #20]
 8004e58:	1c43      	adds	r3, r0, #1
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d004      	beq.n	8004e68 <__swbuf_r+0x6e>
 8004e5e:	89a3      	ldrh	r3, [r4, #12]
 8004e60:	07db      	lsls	r3, r3, #31
 8004e62:	d5e1      	bpl.n	8004e28 <__swbuf_r+0x2e>
 8004e64:	2e0a      	cmp	r6, #10
 8004e66:	d1df      	bne.n	8004e28 <__swbuf_r+0x2e>
 8004e68:	4621      	mov	r1, r4
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	f000 fd20 	bl	80058b0 <_fflush_r>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	d0d9      	beq.n	8004e28 <__swbuf_r+0x2e>
 8004e74:	e7d6      	b.n	8004e24 <__swbuf_r+0x2a>
	...

08004e78 <__swsetup_r>:
 8004e78:	b538      	push	{r3, r4, r5, lr}
 8004e7a:	4b29      	ldr	r3, [pc, #164]	@ (8004f20 <__swsetup_r+0xa8>)
 8004e7c:	4605      	mov	r5, r0
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	460c      	mov	r4, r1
 8004e82:	b118      	cbz	r0, 8004e8c <__swsetup_r+0x14>
 8004e84:	6a03      	ldr	r3, [r0, #32]
 8004e86:	b90b      	cbnz	r3, 8004e8c <__swsetup_r+0x14>
 8004e88:	f7ff fece 	bl	8004c28 <__sinit>
 8004e8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e90:	0719      	lsls	r1, r3, #28
 8004e92:	d422      	bmi.n	8004eda <__swsetup_r+0x62>
 8004e94:	06da      	lsls	r2, r3, #27
 8004e96:	d407      	bmi.n	8004ea8 <__swsetup_r+0x30>
 8004e98:	2209      	movs	r2, #9
 8004e9a:	602a      	str	r2, [r5, #0]
 8004e9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ea0:	81a3      	strh	r3, [r4, #12]
 8004ea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ea6:	e033      	b.n	8004f10 <__swsetup_r+0x98>
 8004ea8:	0758      	lsls	r0, r3, #29
 8004eaa:	d512      	bpl.n	8004ed2 <__swsetup_r+0x5a>
 8004eac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004eae:	b141      	cbz	r1, 8004ec2 <__swsetup_r+0x4a>
 8004eb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004eb4:	4299      	cmp	r1, r3
 8004eb6:	d002      	beq.n	8004ebe <__swsetup_r+0x46>
 8004eb8:	4628      	mov	r0, r5
 8004eba:	f000 f8af 	bl	800501c <_free_r>
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ec2:	89a3      	ldrh	r3, [r4, #12]
 8004ec4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004ec8:	81a3      	strh	r3, [r4, #12]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	6063      	str	r3, [r4, #4]
 8004ece:	6923      	ldr	r3, [r4, #16]
 8004ed0:	6023      	str	r3, [r4, #0]
 8004ed2:	89a3      	ldrh	r3, [r4, #12]
 8004ed4:	f043 0308 	orr.w	r3, r3, #8
 8004ed8:	81a3      	strh	r3, [r4, #12]
 8004eda:	6923      	ldr	r3, [r4, #16]
 8004edc:	b94b      	cbnz	r3, 8004ef2 <__swsetup_r+0x7a>
 8004ede:	89a3      	ldrh	r3, [r4, #12]
 8004ee0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ee8:	d003      	beq.n	8004ef2 <__swsetup_r+0x7a>
 8004eea:	4621      	mov	r1, r4
 8004eec:	4628      	mov	r0, r5
 8004eee:	f000 fd2d 	bl	800594c <__smakebuf_r>
 8004ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ef6:	f013 0201 	ands.w	r2, r3, #1
 8004efa:	d00a      	beq.n	8004f12 <__swsetup_r+0x9a>
 8004efc:	2200      	movs	r2, #0
 8004efe:	60a2      	str	r2, [r4, #8]
 8004f00:	6962      	ldr	r2, [r4, #20]
 8004f02:	4252      	negs	r2, r2
 8004f04:	61a2      	str	r2, [r4, #24]
 8004f06:	6922      	ldr	r2, [r4, #16]
 8004f08:	b942      	cbnz	r2, 8004f1c <__swsetup_r+0xa4>
 8004f0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004f0e:	d1c5      	bne.n	8004e9c <__swsetup_r+0x24>
 8004f10:	bd38      	pop	{r3, r4, r5, pc}
 8004f12:	0799      	lsls	r1, r3, #30
 8004f14:	bf58      	it	pl
 8004f16:	6962      	ldrpl	r2, [r4, #20]
 8004f18:	60a2      	str	r2, [r4, #8]
 8004f1a:	e7f4      	b.n	8004f06 <__swsetup_r+0x8e>
 8004f1c:	2000      	movs	r0, #0
 8004f1e:	e7f7      	b.n	8004f10 <__swsetup_r+0x98>
 8004f20:	20000018 	.word	0x20000018

08004f24 <memset>:
 8004f24:	4402      	add	r2, r0
 8004f26:	4603      	mov	r3, r0
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d100      	bne.n	8004f2e <memset+0xa>
 8004f2c:	4770      	bx	lr
 8004f2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f32:	e7f9      	b.n	8004f28 <memset+0x4>

08004f34 <_close_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4d06      	ldr	r5, [pc, #24]	@ (8004f50 <_close_r+0x1c>)
 8004f38:	2300      	movs	r3, #0
 8004f3a:	4604      	mov	r4, r0
 8004f3c:	4608      	mov	r0, r1
 8004f3e:	602b      	str	r3, [r5, #0]
 8004f40:	f7fb fe85 	bl	8000c4e <_close>
 8004f44:	1c43      	adds	r3, r0, #1
 8004f46:	d102      	bne.n	8004f4e <_close_r+0x1a>
 8004f48:	682b      	ldr	r3, [r5, #0]
 8004f4a:	b103      	cbz	r3, 8004f4e <_close_r+0x1a>
 8004f4c:	6023      	str	r3, [r4, #0]
 8004f4e:	bd38      	pop	{r3, r4, r5, pc}
 8004f50:	200002a8 	.word	0x200002a8

08004f54 <_lseek_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4d07      	ldr	r5, [pc, #28]	@ (8004f74 <_lseek_r+0x20>)
 8004f58:	4604      	mov	r4, r0
 8004f5a:	4608      	mov	r0, r1
 8004f5c:	4611      	mov	r1, r2
 8004f5e:	2200      	movs	r2, #0
 8004f60:	602a      	str	r2, [r5, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	f7fb fe9a 	bl	8000c9c <_lseek>
 8004f68:	1c43      	adds	r3, r0, #1
 8004f6a:	d102      	bne.n	8004f72 <_lseek_r+0x1e>
 8004f6c:	682b      	ldr	r3, [r5, #0]
 8004f6e:	b103      	cbz	r3, 8004f72 <_lseek_r+0x1e>
 8004f70:	6023      	str	r3, [r4, #0]
 8004f72:	bd38      	pop	{r3, r4, r5, pc}
 8004f74:	200002a8 	.word	0x200002a8

08004f78 <_read_r>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	4d07      	ldr	r5, [pc, #28]	@ (8004f98 <_read_r+0x20>)
 8004f7c:	4604      	mov	r4, r0
 8004f7e:	4608      	mov	r0, r1
 8004f80:	4611      	mov	r1, r2
 8004f82:	2200      	movs	r2, #0
 8004f84:	602a      	str	r2, [r5, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	f7fb fe44 	bl	8000c14 <_read>
 8004f8c:	1c43      	adds	r3, r0, #1
 8004f8e:	d102      	bne.n	8004f96 <_read_r+0x1e>
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	b103      	cbz	r3, 8004f96 <_read_r+0x1e>
 8004f94:	6023      	str	r3, [r4, #0]
 8004f96:	bd38      	pop	{r3, r4, r5, pc}
 8004f98:	200002a8 	.word	0x200002a8

08004f9c <_write_r>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	4d07      	ldr	r5, [pc, #28]	@ (8004fbc <_write_r+0x20>)
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	4608      	mov	r0, r1
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	602a      	str	r2, [r5, #0]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f7fb fb1e 	bl	80005ec <_write>
 8004fb0:	1c43      	adds	r3, r0, #1
 8004fb2:	d102      	bne.n	8004fba <_write_r+0x1e>
 8004fb4:	682b      	ldr	r3, [r5, #0]
 8004fb6:	b103      	cbz	r3, 8004fba <_write_r+0x1e>
 8004fb8:	6023      	str	r3, [r4, #0]
 8004fba:	bd38      	pop	{r3, r4, r5, pc}
 8004fbc:	200002a8 	.word	0x200002a8

08004fc0 <__errno>:
 8004fc0:	4b01      	ldr	r3, [pc, #4]	@ (8004fc8 <__errno+0x8>)
 8004fc2:	6818      	ldr	r0, [r3, #0]
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	20000018 	.word	0x20000018

08004fcc <__libc_init_array>:
 8004fcc:	b570      	push	{r4, r5, r6, lr}
 8004fce:	4d0d      	ldr	r5, [pc, #52]	@ (8005004 <__libc_init_array+0x38>)
 8004fd0:	4c0d      	ldr	r4, [pc, #52]	@ (8005008 <__libc_init_array+0x3c>)
 8004fd2:	1b64      	subs	r4, r4, r5
 8004fd4:	10a4      	asrs	r4, r4, #2
 8004fd6:	2600      	movs	r6, #0
 8004fd8:	42a6      	cmp	r6, r4
 8004fda:	d109      	bne.n	8004ff0 <__libc_init_array+0x24>
 8004fdc:	4d0b      	ldr	r5, [pc, #44]	@ (800500c <__libc_init_array+0x40>)
 8004fde:	4c0c      	ldr	r4, [pc, #48]	@ (8005010 <__libc_init_array+0x44>)
 8004fe0:	f000 fd22 	bl	8005a28 <_init>
 8004fe4:	1b64      	subs	r4, r4, r5
 8004fe6:	10a4      	asrs	r4, r4, #2
 8004fe8:	2600      	movs	r6, #0
 8004fea:	42a6      	cmp	r6, r4
 8004fec:	d105      	bne.n	8004ffa <__libc_init_array+0x2e>
 8004fee:	bd70      	pop	{r4, r5, r6, pc}
 8004ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ff4:	4798      	blx	r3
 8004ff6:	3601      	adds	r6, #1
 8004ff8:	e7ee      	b.n	8004fd8 <__libc_init_array+0xc>
 8004ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ffe:	4798      	blx	r3
 8005000:	3601      	adds	r6, #1
 8005002:	e7f2      	b.n	8004fea <__libc_init_array+0x1e>
 8005004:	08005b30 	.word	0x08005b30
 8005008:	08005b30 	.word	0x08005b30
 800500c:	08005b30 	.word	0x08005b30
 8005010:	08005b34 	.word	0x08005b34

08005014 <__retarget_lock_init_recursive>:
 8005014:	4770      	bx	lr

08005016 <__retarget_lock_acquire_recursive>:
 8005016:	4770      	bx	lr

08005018 <__retarget_lock_release_recursive>:
 8005018:	4770      	bx	lr
	...

0800501c <_free_r>:
 800501c:	b538      	push	{r3, r4, r5, lr}
 800501e:	4605      	mov	r5, r0
 8005020:	2900      	cmp	r1, #0
 8005022:	d041      	beq.n	80050a8 <_free_r+0x8c>
 8005024:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005028:	1f0c      	subs	r4, r1, #4
 800502a:	2b00      	cmp	r3, #0
 800502c:	bfb8      	it	lt
 800502e:	18e4      	addlt	r4, r4, r3
 8005030:	f000 f8e0 	bl	80051f4 <__malloc_lock>
 8005034:	4a1d      	ldr	r2, [pc, #116]	@ (80050ac <_free_r+0x90>)
 8005036:	6813      	ldr	r3, [r2, #0]
 8005038:	b933      	cbnz	r3, 8005048 <_free_r+0x2c>
 800503a:	6063      	str	r3, [r4, #4]
 800503c:	6014      	str	r4, [r2, #0]
 800503e:	4628      	mov	r0, r5
 8005040:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005044:	f000 b8dc 	b.w	8005200 <__malloc_unlock>
 8005048:	42a3      	cmp	r3, r4
 800504a:	d908      	bls.n	800505e <_free_r+0x42>
 800504c:	6820      	ldr	r0, [r4, #0]
 800504e:	1821      	adds	r1, r4, r0
 8005050:	428b      	cmp	r3, r1
 8005052:	bf01      	itttt	eq
 8005054:	6819      	ldreq	r1, [r3, #0]
 8005056:	685b      	ldreq	r3, [r3, #4]
 8005058:	1809      	addeq	r1, r1, r0
 800505a:	6021      	streq	r1, [r4, #0]
 800505c:	e7ed      	b.n	800503a <_free_r+0x1e>
 800505e:	461a      	mov	r2, r3
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	b10b      	cbz	r3, 8005068 <_free_r+0x4c>
 8005064:	42a3      	cmp	r3, r4
 8005066:	d9fa      	bls.n	800505e <_free_r+0x42>
 8005068:	6811      	ldr	r1, [r2, #0]
 800506a:	1850      	adds	r0, r2, r1
 800506c:	42a0      	cmp	r0, r4
 800506e:	d10b      	bne.n	8005088 <_free_r+0x6c>
 8005070:	6820      	ldr	r0, [r4, #0]
 8005072:	4401      	add	r1, r0
 8005074:	1850      	adds	r0, r2, r1
 8005076:	4283      	cmp	r3, r0
 8005078:	6011      	str	r1, [r2, #0]
 800507a:	d1e0      	bne.n	800503e <_free_r+0x22>
 800507c:	6818      	ldr	r0, [r3, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	6053      	str	r3, [r2, #4]
 8005082:	4408      	add	r0, r1
 8005084:	6010      	str	r0, [r2, #0]
 8005086:	e7da      	b.n	800503e <_free_r+0x22>
 8005088:	d902      	bls.n	8005090 <_free_r+0x74>
 800508a:	230c      	movs	r3, #12
 800508c:	602b      	str	r3, [r5, #0]
 800508e:	e7d6      	b.n	800503e <_free_r+0x22>
 8005090:	6820      	ldr	r0, [r4, #0]
 8005092:	1821      	adds	r1, r4, r0
 8005094:	428b      	cmp	r3, r1
 8005096:	bf04      	itt	eq
 8005098:	6819      	ldreq	r1, [r3, #0]
 800509a:	685b      	ldreq	r3, [r3, #4]
 800509c:	6063      	str	r3, [r4, #4]
 800509e:	bf04      	itt	eq
 80050a0:	1809      	addeq	r1, r1, r0
 80050a2:	6021      	streq	r1, [r4, #0]
 80050a4:	6054      	str	r4, [r2, #4]
 80050a6:	e7ca      	b.n	800503e <_free_r+0x22>
 80050a8:	bd38      	pop	{r3, r4, r5, pc}
 80050aa:	bf00      	nop
 80050ac:	200002b4 	.word	0x200002b4

080050b0 <sbrk_aligned>:
 80050b0:	b570      	push	{r4, r5, r6, lr}
 80050b2:	4e0f      	ldr	r6, [pc, #60]	@ (80050f0 <sbrk_aligned+0x40>)
 80050b4:	460c      	mov	r4, r1
 80050b6:	6831      	ldr	r1, [r6, #0]
 80050b8:	4605      	mov	r5, r0
 80050ba:	b911      	cbnz	r1, 80050c2 <sbrk_aligned+0x12>
 80050bc:	f000 fca4 	bl	8005a08 <_sbrk_r>
 80050c0:	6030      	str	r0, [r6, #0]
 80050c2:	4621      	mov	r1, r4
 80050c4:	4628      	mov	r0, r5
 80050c6:	f000 fc9f 	bl	8005a08 <_sbrk_r>
 80050ca:	1c43      	adds	r3, r0, #1
 80050cc:	d103      	bne.n	80050d6 <sbrk_aligned+0x26>
 80050ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80050d2:	4620      	mov	r0, r4
 80050d4:	bd70      	pop	{r4, r5, r6, pc}
 80050d6:	1cc4      	adds	r4, r0, #3
 80050d8:	f024 0403 	bic.w	r4, r4, #3
 80050dc:	42a0      	cmp	r0, r4
 80050de:	d0f8      	beq.n	80050d2 <sbrk_aligned+0x22>
 80050e0:	1a21      	subs	r1, r4, r0
 80050e2:	4628      	mov	r0, r5
 80050e4:	f000 fc90 	bl	8005a08 <_sbrk_r>
 80050e8:	3001      	adds	r0, #1
 80050ea:	d1f2      	bne.n	80050d2 <sbrk_aligned+0x22>
 80050ec:	e7ef      	b.n	80050ce <sbrk_aligned+0x1e>
 80050ee:	bf00      	nop
 80050f0:	200002b0 	.word	0x200002b0

080050f4 <_malloc_r>:
 80050f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050f8:	1ccd      	adds	r5, r1, #3
 80050fa:	f025 0503 	bic.w	r5, r5, #3
 80050fe:	3508      	adds	r5, #8
 8005100:	2d0c      	cmp	r5, #12
 8005102:	bf38      	it	cc
 8005104:	250c      	movcc	r5, #12
 8005106:	2d00      	cmp	r5, #0
 8005108:	4606      	mov	r6, r0
 800510a:	db01      	blt.n	8005110 <_malloc_r+0x1c>
 800510c:	42a9      	cmp	r1, r5
 800510e:	d904      	bls.n	800511a <_malloc_r+0x26>
 8005110:	230c      	movs	r3, #12
 8005112:	6033      	str	r3, [r6, #0]
 8005114:	2000      	movs	r0, #0
 8005116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800511a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80051f0 <_malloc_r+0xfc>
 800511e:	f000 f869 	bl	80051f4 <__malloc_lock>
 8005122:	f8d8 3000 	ldr.w	r3, [r8]
 8005126:	461c      	mov	r4, r3
 8005128:	bb44      	cbnz	r4, 800517c <_malloc_r+0x88>
 800512a:	4629      	mov	r1, r5
 800512c:	4630      	mov	r0, r6
 800512e:	f7ff ffbf 	bl	80050b0 <sbrk_aligned>
 8005132:	1c43      	adds	r3, r0, #1
 8005134:	4604      	mov	r4, r0
 8005136:	d158      	bne.n	80051ea <_malloc_r+0xf6>
 8005138:	f8d8 4000 	ldr.w	r4, [r8]
 800513c:	4627      	mov	r7, r4
 800513e:	2f00      	cmp	r7, #0
 8005140:	d143      	bne.n	80051ca <_malloc_r+0xd6>
 8005142:	2c00      	cmp	r4, #0
 8005144:	d04b      	beq.n	80051de <_malloc_r+0xea>
 8005146:	6823      	ldr	r3, [r4, #0]
 8005148:	4639      	mov	r1, r7
 800514a:	4630      	mov	r0, r6
 800514c:	eb04 0903 	add.w	r9, r4, r3
 8005150:	f000 fc5a 	bl	8005a08 <_sbrk_r>
 8005154:	4581      	cmp	r9, r0
 8005156:	d142      	bne.n	80051de <_malloc_r+0xea>
 8005158:	6821      	ldr	r1, [r4, #0]
 800515a:	1a6d      	subs	r5, r5, r1
 800515c:	4629      	mov	r1, r5
 800515e:	4630      	mov	r0, r6
 8005160:	f7ff ffa6 	bl	80050b0 <sbrk_aligned>
 8005164:	3001      	adds	r0, #1
 8005166:	d03a      	beq.n	80051de <_malloc_r+0xea>
 8005168:	6823      	ldr	r3, [r4, #0]
 800516a:	442b      	add	r3, r5
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	f8d8 3000 	ldr.w	r3, [r8]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	bb62      	cbnz	r2, 80051d0 <_malloc_r+0xdc>
 8005176:	f8c8 7000 	str.w	r7, [r8]
 800517a:	e00f      	b.n	800519c <_malloc_r+0xa8>
 800517c:	6822      	ldr	r2, [r4, #0]
 800517e:	1b52      	subs	r2, r2, r5
 8005180:	d420      	bmi.n	80051c4 <_malloc_r+0xd0>
 8005182:	2a0b      	cmp	r2, #11
 8005184:	d917      	bls.n	80051b6 <_malloc_r+0xc2>
 8005186:	1961      	adds	r1, r4, r5
 8005188:	42a3      	cmp	r3, r4
 800518a:	6025      	str	r5, [r4, #0]
 800518c:	bf18      	it	ne
 800518e:	6059      	strne	r1, [r3, #4]
 8005190:	6863      	ldr	r3, [r4, #4]
 8005192:	bf08      	it	eq
 8005194:	f8c8 1000 	streq.w	r1, [r8]
 8005198:	5162      	str	r2, [r4, r5]
 800519a:	604b      	str	r3, [r1, #4]
 800519c:	4630      	mov	r0, r6
 800519e:	f000 f82f 	bl	8005200 <__malloc_unlock>
 80051a2:	f104 000b 	add.w	r0, r4, #11
 80051a6:	1d23      	adds	r3, r4, #4
 80051a8:	f020 0007 	bic.w	r0, r0, #7
 80051ac:	1ac2      	subs	r2, r0, r3
 80051ae:	bf1c      	itt	ne
 80051b0:	1a1b      	subne	r3, r3, r0
 80051b2:	50a3      	strne	r3, [r4, r2]
 80051b4:	e7af      	b.n	8005116 <_malloc_r+0x22>
 80051b6:	6862      	ldr	r2, [r4, #4]
 80051b8:	42a3      	cmp	r3, r4
 80051ba:	bf0c      	ite	eq
 80051bc:	f8c8 2000 	streq.w	r2, [r8]
 80051c0:	605a      	strne	r2, [r3, #4]
 80051c2:	e7eb      	b.n	800519c <_malloc_r+0xa8>
 80051c4:	4623      	mov	r3, r4
 80051c6:	6864      	ldr	r4, [r4, #4]
 80051c8:	e7ae      	b.n	8005128 <_malloc_r+0x34>
 80051ca:	463c      	mov	r4, r7
 80051cc:	687f      	ldr	r7, [r7, #4]
 80051ce:	e7b6      	b.n	800513e <_malloc_r+0x4a>
 80051d0:	461a      	mov	r2, r3
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	42a3      	cmp	r3, r4
 80051d6:	d1fb      	bne.n	80051d0 <_malloc_r+0xdc>
 80051d8:	2300      	movs	r3, #0
 80051da:	6053      	str	r3, [r2, #4]
 80051dc:	e7de      	b.n	800519c <_malloc_r+0xa8>
 80051de:	230c      	movs	r3, #12
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	4630      	mov	r0, r6
 80051e4:	f000 f80c 	bl	8005200 <__malloc_unlock>
 80051e8:	e794      	b.n	8005114 <_malloc_r+0x20>
 80051ea:	6005      	str	r5, [r0, #0]
 80051ec:	e7d6      	b.n	800519c <_malloc_r+0xa8>
 80051ee:	bf00      	nop
 80051f0:	200002b4 	.word	0x200002b4

080051f4 <__malloc_lock>:
 80051f4:	4801      	ldr	r0, [pc, #4]	@ (80051fc <__malloc_lock+0x8>)
 80051f6:	f7ff bf0e 	b.w	8005016 <__retarget_lock_acquire_recursive>
 80051fa:	bf00      	nop
 80051fc:	200002ac 	.word	0x200002ac

08005200 <__malloc_unlock>:
 8005200:	4801      	ldr	r0, [pc, #4]	@ (8005208 <__malloc_unlock+0x8>)
 8005202:	f7ff bf09 	b.w	8005018 <__retarget_lock_release_recursive>
 8005206:	bf00      	nop
 8005208:	200002ac 	.word	0x200002ac

0800520c <__sfputc_r>:
 800520c:	6893      	ldr	r3, [r2, #8]
 800520e:	3b01      	subs	r3, #1
 8005210:	2b00      	cmp	r3, #0
 8005212:	b410      	push	{r4}
 8005214:	6093      	str	r3, [r2, #8]
 8005216:	da08      	bge.n	800522a <__sfputc_r+0x1e>
 8005218:	6994      	ldr	r4, [r2, #24]
 800521a:	42a3      	cmp	r3, r4
 800521c:	db01      	blt.n	8005222 <__sfputc_r+0x16>
 800521e:	290a      	cmp	r1, #10
 8005220:	d103      	bne.n	800522a <__sfputc_r+0x1e>
 8005222:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005226:	f7ff bde8 	b.w	8004dfa <__swbuf_r>
 800522a:	6813      	ldr	r3, [r2, #0]
 800522c:	1c58      	adds	r0, r3, #1
 800522e:	6010      	str	r0, [r2, #0]
 8005230:	7019      	strb	r1, [r3, #0]
 8005232:	4608      	mov	r0, r1
 8005234:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005238:	4770      	bx	lr

0800523a <__sfputs_r>:
 800523a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800523c:	4606      	mov	r6, r0
 800523e:	460f      	mov	r7, r1
 8005240:	4614      	mov	r4, r2
 8005242:	18d5      	adds	r5, r2, r3
 8005244:	42ac      	cmp	r4, r5
 8005246:	d101      	bne.n	800524c <__sfputs_r+0x12>
 8005248:	2000      	movs	r0, #0
 800524a:	e007      	b.n	800525c <__sfputs_r+0x22>
 800524c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005250:	463a      	mov	r2, r7
 8005252:	4630      	mov	r0, r6
 8005254:	f7ff ffda 	bl	800520c <__sfputc_r>
 8005258:	1c43      	adds	r3, r0, #1
 800525a:	d1f3      	bne.n	8005244 <__sfputs_r+0xa>
 800525c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005260 <_vfiprintf_r>:
 8005260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005264:	460d      	mov	r5, r1
 8005266:	b09d      	sub	sp, #116	@ 0x74
 8005268:	4614      	mov	r4, r2
 800526a:	4698      	mov	r8, r3
 800526c:	4606      	mov	r6, r0
 800526e:	b118      	cbz	r0, 8005278 <_vfiprintf_r+0x18>
 8005270:	6a03      	ldr	r3, [r0, #32]
 8005272:	b90b      	cbnz	r3, 8005278 <_vfiprintf_r+0x18>
 8005274:	f7ff fcd8 	bl	8004c28 <__sinit>
 8005278:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800527a:	07d9      	lsls	r1, r3, #31
 800527c:	d405      	bmi.n	800528a <_vfiprintf_r+0x2a>
 800527e:	89ab      	ldrh	r3, [r5, #12]
 8005280:	059a      	lsls	r2, r3, #22
 8005282:	d402      	bmi.n	800528a <_vfiprintf_r+0x2a>
 8005284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005286:	f7ff fec6 	bl	8005016 <__retarget_lock_acquire_recursive>
 800528a:	89ab      	ldrh	r3, [r5, #12]
 800528c:	071b      	lsls	r3, r3, #28
 800528e:	d501      	bpl.n	8005294 <_vfiprintf_r+0x34>
 8005290:	692b      	ldr	r3, [r5, #16]
 8005292:	b99b      	cbnz	r3, 80052bc <_vfiprintf_r+0x5c>
 8005294:	4629      	mov	r1, r5
 8005296:	4630      	mov	r0, r6
 8005298:	f7ff fdee 	bl	8004e78 <__swsetup_r>
 800529c:	b170      	cbz	r0, 80052bc <_vfiprintf_r+0x5c>
 800529e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052a0:	07dc      	lsls	r4, r3, #31
 80052a2:	d504      	bpl.n	80052ae <_vfiprintf_r+0x4e>
 80052a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052a8:	b01d      	add	sp, #116	@ 0x74
 80052aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ae:	89ab      	ldrh	r3, [r5, #12]
 80052b0:	0598      	lsls	r0, r3, #22
 80052b2:	d4f7      	bmi.n	80052a4 <_vfiprintf_r+0x44>
 80052b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052b6:	f7ff feaf 	bl	8005018 <__retarget_lock_release_recursive>
 80052ba:	e7f3      	b.n	80052a4 <_vfiprintf_r+0x44>
 80052bc:	2300      	movs	r3, #0
 80052be:	9309      	str	r3, [sp, #36]	@ 0x24
 80052c0:	2320      	movs	r3, #32
 80052c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80052c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ca:	2330      	movs	r3, #48	@ 0x30
 80052cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800547c <_vfiprintf_r+0x21c>
 80052d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80052d4:	f04f 0901 	mov.w	r9, #1
 80052d8:	4623      	mov	r3, r4
 80052da:	469a      	mov	sl, r3
 80052dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052e0:	b10a      	cbz	r2, 80052e6 <_vfiprintf_r+0x86>
 80052e2:	2a25      	cmp	r2, #37	@ 0x25
 80052e4:	d1f9      	bne.n	80052da <_vfiprintf_r+0x7a>
 80052e6:	ebba 0b04 	subs.w	fp, sl, r4
 80052ea:	d00b      	beq.n	8005304 <_vfiprintf_r+0xa4>
 80052ec:	465b      	mov	r3, fp
 80052ee:	4622      	mov	r2, r4
 80052f0:	4629      	mov	r1, r5
 80052f2:	4630      	mov	r0, r6
 80052f4:	f7ff ffa1 	bl	800523a <__sfputs_r>
 80052f8:	3001      	adds	r0, #1
 80052fa:	f000 80a7 	beq.w	800544c <_vfiprintf_r+0x1ec>
 80052fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005300:	445a      	add	r2, fp
 8005302:	9209      	str	r2, [sp, #36]	@ 0x24
 8005304:	f89a 3000 	ldrb.w	r3, [sl]
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 809f 	beq.w	800544c <_vfiprintf_r+0x1ec>
 800530e:	2300      	movs	r3, #0
 8005310:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005318:	f10a 0a01 	add.w	sl, sl, #1
 800531c:	9304      	str	r3, [sp, #16]
 800531e:	9307      	str	r3, [sp, #28]
 8005320:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005324:	931a      	str	r3, [sp, #104]	@ 0x68
 8005326:	4654      	mov	r4, sl
 8005328:	2205      	movs	r2, #5
 800532a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800532e:	4853      	ldr	r0, [pc, #332]	@ (800547c <_vfiprintf_r+0x21c>)
 8005330:	f7fa ff76 	bl	8000220 <memchr>
 8005334:	9a04      	ldr	r2, [sp, #16]
 8005336:	b9d8      	cbnz	r0, 8005370 <_vfiprintf_r+0x110>
 8005338:	06d1      	lsls	r1, r2, #27
 800533a:	bf44      	itt	mi
 800533c:	2320      	movmi	r3, #32
 800533e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005342:	0713      	lsls	r3, r2, #28
 8005344:	bf44      	itt	mi
 8005346:	232b      	movmi	r3, #43	@ 0x2b
 8005348:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800534c:	f89a 3000 	ldrb.w	r3, [sl]
 8005350:	2b2a      	cmp	r3, #42	@ 0x2a
 8005352:	d015      	beq.n	8005380 <_vfiprintf_r+0x120>
 8005354:	9a07      	ldr	r2, [sp, #28]
 8005356:	4654      	mov	r4, sl
 8005358:	2000      	movs	r0, #0
 800535a:	f04f 0c0a 	mov.w	ip, #10
 800535e:	4621      	mov	r1, r4
 8005360:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005364:	3b30      	subs	r3, #48	@ 0x30
 8005366:	2b09      	cmp	r3, #9
 8005368:	d94b      	bls.n	8005402 <_vfiprintf_r+0x1a2>
 800536a:	b1b0      	cbz	r0, 800539a <_vfiprintf_r+0x13a>
 800536c:	9207      	str	r2, [sp, #28]
 800536e:	e014      	b.n	800539a <_vfiprintf_r+0x13a>
 8005370:	eba0 0308 	sub.w	r3, r0, r8
 8005374:	fa09 f303 	lsl.w	r3, r9, r3
 8005378:	4313      	orrs	r3, r2
 800537a:	9304      	str	r3, [sp, #16]
 800537c:	46a2      	mov	sl, r4
 800537e:	e7d2      	b.n	8005326 <_vfiprintf_r+0xc6>
 8005380:	9b03      	ldr	r3, [sp, #12]
 8005382:	1d19      	adds	r1, r3, #4
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	9103      	str	r1, [sp, #12]
 8005388:	2b00      	cmp	r3, #0
 800538a:	bfbb      	ittet	lt
 800538c:	425b      	neglt	r3, r3
 800538e:	f042 0202 	orrlt.w	r2, r2, #2
 8005392:	9307      	strge	r3, [sp, #28]
 8005394:	9307      	strlt	r3, [sp, #28]
 8005396:	bfb8      	it	lt
 8005398:	9204      	strlt	r2, [sp, #16]
 800539a:	7823      	ldrb	r3, [r4, #0]
 800539c:	2b2e      	cmp	r3, #46	@ 0x2e
 800539e:	d10a      	bne.n	80053b6 <_vfiprintf_r+0x156>
 80053a0:	7863      	ldrb	r3, [r4, #1]
 80053a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80053a4:	d132      	bne.n	800540c <_vfiprintf_r+0x1ac>
 80053a6:	9b03      	ldr	r3, [sp, #12]
 80053a8:	1d1a      	adds	r2, r3, #4
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	9203      	str	r2, [sp, #12]
 80053ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80053b2:	3402      	adds	r4, #2
 80053b4:	9305      	str	r3, [sp, #20]
 80053b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800548c <_vfiprintf_r+0x22c>
 80053ba:	7821      	ldrb	r1, [r4, #0]
 80053bc:	2203      	movs	r2, #3
 80053be:	4650      	mov	r0, sl
 80053c0:	f7fa ff2e 	bl	8000220 <memchr>
 80053c4:	b138      	cbz	r0, 80053d6 <_vfiprintf_r+0x176>
 80053c6:	9b04      	ldr	r3, [sp, #16]
 80053c8:	eba0 000a 	sub.w	r0, r0, sl
 80053cc:	2240      	movs	r2, #64	@ 0x40
 80053ce:	4082      	lsls	r2, r0
 80053d0:	4313      	orrs	r3, r2
 80053d2:	3401      	adds	r4, #1
 80053d4:	9304      	str	r3, [sp, #16]
 80053d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053da:	4829      	ldr	r0, [pc, #164]	@ (8005480 <_vfiprintf_r+0x220>)
 80053dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80053e0:	2206      	movs	r2, #6
 80053e2:	f7fa ff1d 	bl	8000220 <memchr>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	d03f      	beq.n	800546a <_vfiprintf_r+0x20a>
 80053ea:	4b26      	ldr	r3, [pc, #152]	@ (8005484 <_vfiprintf_r+0x224>)
 80053ec:	bb1b      	cbnz	r3, 8005436 <_vfiprintf_r+0x1d6>
 80053ee:	9b03      	ldr	r3, [sp, #12]
 80053f0:	3307      	adds	r3, #7
 80053f2:	f023 0307 	bic.w	r3, r3, #7
 80053f6:	3308      	adds	r3, #8
 80053f8:	9303      	str	r3, [sp, #12]
 80053fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053fc:	443b      	add	r3, r7
 80053fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8005400:	e76a      	b.n	80052d8 <_vfiprintf_r+0x78>
 8005402:	fb0c 3202 	mla	r2, ip, r2, r3
 8005406:	460c      	mov	r4, r1
 8005408:	2001      	movs	r0, #1
 800540a:	e7a8      	b.n	800535e <_vfiprintf_r+0xfe>
 800540c:	2300      	movs	r3, #0
 800540e:	3401      	adds	r4, #1
 8005410:	9305      	str	r3, [sp, #20]
 8005412:	4619      	mov	r1, r3
 8005414:	f04f 0c0a 	mov.w	ip, #10
 8005418:	4620      	mov	r0, r4
 800541a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800541e:	3a30      	subs	r2, #48	@ 0x30
 8005420:	2a09      	cmp	r2, #9
 8005422:	d903      	bls.n	800542c <_vfiprintf_r+0x1cc>
 8005424:	2b00      	cmp	r3, #0
 8005426:	d0c6      	beq.n	80053b6 <_vfiprintf_r+0x156>
 8005428:	9105      	str	r1, [sp, #20]
 800542a:	e7c4      	b.n	80053b6 <_vfiprintf_r+0x156>
 800542c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005430:	4604      	mov	r4, r0
 8005432:	2301      	movs	r3, #1
 8005434:	e7f0      	b.n	8005418 <_vfiprintf_r+0x1b8>
 8005436:	ab03      	add	r3, sp, #12
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	462a      	mov	r2, r5
 800543c:	4b12      	ldr	r3, [pc, #72]	@ (8005488 <_vfiprintf_r+0x228>)
 800543e:	a904      	add	r1, sp, #16
 8005440:	4630      	mov	r0, r6
 8005442:	f3af 8000 	nop.w
 8005446:	4607      	mov	r7, r0
 8005448:	1c78      	adds	r0, r7, #1
 800544a:	d1d6      	bne.n	80053fa <_vfiprintf_r+0x19a>
 800544c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800544e:	07d9      	lsls	r1, r3, #31
 8005450:	d405      	bmi.n	800545e <_vfiprintf_r+0x1fe>
 8005452:	89ab      	ldrh	r3, [r5, #12]
 8005454:	059a      	lsls	r2, r3, #22
 8005456:	d402      	bmi.n	800545e <_vfiprintf_r+0x1fe>
 8005458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800545a:	f7ff fddd 	bl	8005018 <__retarget_lock_release_recursive>
 800545e:	89ab      	ldrh	r3, [r5, #12]
 8005460:	065b      	lsls	r3, r3, #25
 8005462:	f53f af1f 	bmi.w	80052a4 <_vfiprintf_r+0x44>
 8005466:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005468:	e71e      	b.n	80052a8 <_vfiprintf_r+0x48>
 800546a:	ab03      	add	r3, sp, #12
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	462a      	mov	r2, r5
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <_vfiprintf_r+0x228>)
 8005472:	a904      	add	r1, sp, #16
 8005474:	4630      	mov	r0, r6
 8005476:	f000 f879 	bl	800556c <_printf_i>
 800547a:	e7e4      	b.n	8005446 <_vfiprintf_r+0x1e6>
 800547c:	08005af4 	.word	0x08005af4
 8005480:	08005afe 	.word	0x08005afe
 8005484:	00000000 	.word	0x00000000
 8005488:	0800523b 	.word	0x0800523b
 800548c:	08005afa 	.word	0x08005afa

08005490 <_printf_common>:
 8005490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005494:	4616      	mov	r6, r2
 8005496:	4698      	mov	r8, r3
 8005498:	688a      	ldr	r2, [r1, #8]
 800549a:	690b      	ldr	r3, [r1, #16]
 800549c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054a0:	4293      	cmp	r3, r2
 80054a2:	bfb8      	it	lt
 80054a4:	4613      	movlt	r3, r2
 80054a6:	6033      	str	r3, [r6, #0]
 80054a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054ac:	4607      	mov	r7, r0
 80054ae:	460c      	mov	r4, r1
 80054b0:	b10a      	cbz	r2, 80054b6 <_printf_common+0x26>
 80054b2:	3301      	adds	r3, #1
 80054b4:	6033      	str	r3, [r6, #0]
 80054b6:	6823      	ldr	r3, [r4, #0]
 80054b8:	0699      	lsls	r1, r3, #26
 80054ba:	bf42      	ittt	mi
 80054bc:	6833      	ldrmi	r3, [r6, #0]
 80054be:	3302      	addmi	r3, #2
 80054c0:	6033      	strmi	r3, [r6, #0]
 80054c2:	6825      	ldr	r5, [r4, #0]
 80054c4:	f015 0506 	ands.w	r5, r5, #6
 80054c8:	d106      	bne.n	80054d8 <_printf_common+0x48>
 80054ca:	f104 0a19 	add.w	sl, r4, #25
 80054ce:	68e3      	ldr	r3, [r4, #12]
 80054d0:	6832      	ldr	r2, [r6, #0]
 80054d2:	1a9b      	subs	r3, r3, r2
 80054d4:	42ab      	cmp	r3, r5
 80054d6:	dc26      	bgt.n	8005526 <_printf_common+0x96>
 80054d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80054dc:	6822      	ldr	r2, [r4, #0]
 80054de:	3b00      	subs	r3, #0
 80054e0:	bf18      	it	ne
 80054e2:	2301      	movne	r3, #1
 80054e4:	0692      	lsls	r2, r2, #26
 80054e6:	d42b      	bmi.n	8005540 <_printf_common+0xb0>
 80054e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80054ec:	4641      	mov	r1, r8
 80054ee:	4638      	mov	r0, r7
 80054f0:	47c8      	blx	r9
 80054f2:	3001      	adds	r0, #1
 80054f4:	d01e      	beq.n	8005534 <_printf_common+0xa4>
 80054f6:	6823      	ldr	r3, [r4, #0]
 80054f8:	6922      	ldr	r2, [r4, #16]
 80054fa:	f003 0306 	and.w	r3, r3, #6
 80054fe:	2b04      	cmp	r3, #4
 8005500:	bf02      	ittt	eq
 8005502:	68e5      	ldreq	r5, [r4, #12]
 8005504:	6833      	ldreq	r3, [r6, #0]
 8005506:	1aed      	subeq	r5, r5, r3
 8005508:	68a3      	ldr	r3, [r4, #8]
 800550a:	bf0c      	ite	eq
 800550c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005510:	2500      	movne	r5, #0
 8005512:	4293      	cmp	r3, r2
 8005514:	bfc4      	itt	gt
 8005516:	1a9b      	subgt	r3, r3, r2
 8005518:	18ed      	addgt	r5, r5, r3
 800551a:	2600      	movs	r6, #0
 800551c:	341a      	adds	r4, #26
 800551e:	42b5      	cmp	r5, r6
 8005520:	d11a      	bne.n	8005558 <_printf_common+0xc8>
 8005522:	2000      	movs	r0, #0
 8005524:	e008      	b.n	8005538 <_printf_common+0xa8>
 8005526:	2301      	movs	r3, #1
 8005528:	4652      	mov	r2, sl
 800552a:	4641      	mov	r1, r8
 800552c:	4638      	mov	r0, r7
 800552e:	47c8      	blx	r9
 8005530:	3001      	adds	r0, #1
 8005532:	d103      	bne.n	800553c <_printf_common+0xac>
 8005534:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800553c:	3501      	adds	r5, #1
 800553e:	e7c6      	b.n	80054ce <_printf_common+0x3e>
 8005540:	18e1      	adds	r1, r4, r3
 8005542:	1c5a      	adds	r2, r3, #1
 8005544:	2030      	movs	r0, #48	@ 0x30
 8005546:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800554a:	4422      	add	r2, r4
 800554c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005550:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005554:	3302      	adds	r3, #2
 8005556:	e7c7      	b.n	80054e8 <_printf_common+0x58>
 8005558:	2301      	movs	r3, #1
 800555a:	4622      	mov	r2, r4
 800555c:	4641      	mov	r1, r8
 800555e:	4638      	mov	r0, r7
 8005560:	47c8      	blx	r9
 8005562:	3001      	adds	r0, #1
 8005564:	d0e6      	beq.n	8005534 <_printf_common+0xa4>
 8005566:	3601      	adds	r6, #1
 8005568:	e7d9      	b.n	800551e <_printf_common+0x8e>
	...

0800556c <_printf_i>:
 800556c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005570:	7e0f      	ldrb	r7, [r1, #24]
 8005572:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005574:	2f78      	cmp	r7, #120	@ 0x78
 8005576:	4691      	mov	r9, r2
 8005578:	4680      	mov	r8, r0
 800557a:	460c      	mov	r4, r1
 800557c:	469a      	mov	sl, r3
 800557e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005582:	d807      	bhi.n	8005594 <_printf_i+0x28>
 8005584:	2f62      	cmp	r7, #98	@ 0x62
 8005586:	d80a      	bhi.n	800559e <_printf_i+0x32>
 8005588:	2f00      	cmp	r7, #0
 800558a:	f000 80d1 	beq.w	8005730 <_printf_i+0x1c4>
 800558e:	2f58      	cmp	r7, #88	@ 0x58
 8005590:	f000 80b8 	beq.w	8005704 <_printf_i+0x198>
 8005594:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005598:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800559c:	e03a      	b.n	8005614 <_printf_i+0xa8>
 800559e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055a2:	2b15      	cmp	r3, #21
 80055a4:	d8f6      	bhi.n	8005594 <_printf_i+0x28>
 80055a6:	a101      	add	r1, pc, #4	@ (adr r1, 80055ac <_printf_i+0x40>)
 80055a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055ac:	08005605 	.word	0x08005605
 80055b0:	08005619 	.word	0x08005619
 80055b4:	08005595 	.word	0x08005595
 80055b8:	08005595 	.word	0x08005595
 80055bc:	08005595 	.word	0x08005595
 80055c0:	08005595 	.word	0x08005595
 80055c4:	08005619 	.word	0x08005619
 80055c8:	08005595 	.word	0x08005595
 80055cc:	08005595 	.word	0x08005595
 80055d0:	08005595 	.word	0x08005595
 80055d4:	08005595 	.word	0x08005595
 80055d8:	08005717 	.word	0x08005717
 80055dc:	08005643 	.word	0x08005643
 80055e0:	080056d1 	.word	0x080056d1
 80055e4:	08005595 	.word	0x08005595
 80055e8:	08005595 	.word	0x08005595
 80055ec:	08005739 	.word	0x08005739
 80055f0:	08005595 	.word	0x08005595
 80055f4:	08005643 	.word	0x08005643
 80055f8:	08005595 	.word	0x08005595
 80055fc:	08005595 	.word	0x08005595
 8005600:	080056d9 	.word	0x080056d9
 8005604:	6833      	ldr	r3, [r6, #0]
 8005606:	1d1a      	adds	r2, r3, #4
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6032      	str	r2, [r6, #0]
 800560c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005610:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005614:	2301      	movs	r3, #1
 8005616:	e09c      	b.n	8005752 <_printf_i+0x1e6>
 8005618:	6833      	ldr	r3, [r6, #0]
 800561a:	6820      	ldr	r0, [r4, #0]
 800561c:	1d19      	adds	r1, r3, #4
 800561e:	6031      	str	r1, [r6, #0]
 8005620:	0606      	lsls	r6, r0, #24
 8005622:	d501      	bpl.n	8005628 <_printf_i+0xbc>
 8005624:	681d      	ldr	r5, [r3, #0]
 8005626:	e003      	b.n	8005630 <_printf_i+0xc4>
 8005628:	0645      	lsls	r5, r0, #25
 800562a:	d5fb      	bpl.n	8005624 <_printf_i+0xb8>
 800562c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005630:	2d00      	cmp	r5, #0
 8005632:	da03      	bge.n	800563c <_printf_i+0xd0>
 8005634:	232d      	movs	r3, #45	@ 0x2d
 8005636:	426d      	negs	r5, r5
 8005638:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800563c:	4858      	ldr	r0, [pc, #352]	@ (80057a0 <_printf_i+0x234>)
 800563e:	230a      	movs	r3, #10
 8005640:	e011      	b.n	8005666 <_printf_i+0xfa>
 8005642:	6821      	ldr	r1, [r4, #0]
 8005644:	6833      	ldr	r3, [r6, #0]
 8005646:	0608      	lsls	r0, r1, #24
 8005648:	f853 5b04 	ldr.w	r5, [r3], #4
 800564c:	d402      	bmi.n	8005654 <_printf_i+0xe8>
 800564e:	0649      	lsls	r1, r1, #25
 8005650:	bf48      	it	mi
 8005652:	b2ad      	uxthmi	r5, r5
 8005654:	2f6f      	cmp	r7, #111	@ 0x6f
 8005656:	4852      	ldr	r0, [pc, #328]	@ (80057a0 <_printf_i+0x234>)
 8005658:	6033      	str	r3, [r6, #0]
 800565a:	bf14      	ite	ne
 800565c:	230a      	movne	r3, #10
 800565e:	2308      	moveq	r3, #8
 8005660:	2100      	movs	r1, #0
 8005662:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005666:	6866      	ldr	r6, [r4, #4]
 8005668:	60a6      	str	r6, [r4, #8]
 800566a:	2e00      	cmp	r6, #0
 800566c:	db05      	blt.n	800567a <_printf_i+0x10e>
 800566e:	6821      	ldr	r1, [r4, #0]
 8005670:	432e      	orrs	r6, r5
 8005672:	f021 0104 	bic.w	r1, r1, #4
 8005676:	6021      	str	r1, [r4, #0]
 8005678:	d04b      	beq.n	8005712 <_printf_i+0x1a6>
 800567a:	4616      	mov	r6, r2
 800567c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005680:	fb03 5711 	mls	r7, r3, r1, r5
 8005684:	5dc7      	ldrb	r7, [r0, r7]
 8005686:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800568a:	462f      	mov	r7, r5
 800568c:	42bb      	cmp	r3, r7
 800568e:	460d      	mov	r5, r1
 8005690:	d9f4      	bls.n	800567c <_printf_i+0x110>
 8005692:	2b08      	cmp	r3, #8
 8005694:	d10b      	bne.n	80056ae <_printf_i+0x142>
 8005696:	6823      	ldr	r3, [r4, #0]
 8005698:	07df      	lsls	r7, r3, #31
 800569a:	d508      	bpl.n	80056ae <_printf_i+0x142>
 800569c:	6923      	ldr	r3, [r4, #16]
 800569e:	6861      	ldr	r1, [r4, #4]
 80056a0:	4299      	cmp	r1, r3
 80056a2:	bfde      	ittt	le
 80056a4:	2330      	movle	r3, #48	@ 0x30
 80056a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80056ae:	1b92      	subs	r2, r2, r6
 80056b0:	6122      	str	r2, [r4, #16]
 80056b2:	f8cd a000 	str.w	sl, [sp]
 80056b6:	464b      	mov	r3, r9
 80056b8:	aa03      	add	r2, sp, #12
 80056ba:	4621      	mov	r1, r4
 80056bc:	4640      	mov	r0, r8
 80056be:	f7ff fee7 	bl	8005490 <_printf_common>
 80056c2:	3001      	adds	r0, #1
 80056c4:	d14a      	bne.n	800575c <_printf_i+0x1f0>
 80056c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056ca:	b004      	add	sp, #16
 80056cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	f043 0320 	orr.w	r3, r3, #32
 80056d6:	6023      	str	r3, [r4, #0]
 80056d8:	4832      	ldr	r0, [pc, #200]	@ (80057a4 <_printf_i+0x238>)
 80056da:	2778      	movs	r7, #120	@ 0x78
 80056dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	6831      	ldr	r1, [r6, #0]
 80056e4:	061f      	lsls	r7, r3, #24
 80056e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80056ea:	d402      	bmi.n	80056f2 <_printf_i+0x186>
 80056ec:	065f      	lsls	r7, r3, #25
 80056ee:	bf48      	it	mi
 80056f0:	b2ad      	uxthmi	r5, r5
 80056f2:	6031      	str	r1, [r6, #0]
 80056f4:	07d9      	lsls	r1, r3, #31
 80056f6:	bf44      	itt	mi
 80056f8:	f043 0320 	orrmi.w	r3, r3, #32
 80056fc:	6023      	strmi	r3, [r4, #0]
 80056fe:	b11d      	cbz	r5, 8005708 <_printf_i+0x19c>
 8005700:	2310      	movs	r3, #16
 8005702:	e7ad      	b.n	8005660 <_printf_i+0xf4>
 8005704:	4826      	ldr	r0, [pc, #152]	@ (80057a0 <_printf_i+0x234>)
 8005706:	e7e9      	b.n	80056dc <_printf_i+0x170>
 8005708:	6823      	ldr	r3, [r4, #0]
 800570a:	f023 0320 	bic.w	r3, r3, #32
 800570e:	6023      	str	r3, [r4, #0]
 8005710:	e7f6      	b.n	8005700 <_printf_i+0x194>
 8005712:	4616      	mov	r6, r2
 8005714:	e7bd      	b.n	8005692 <_printf_i+0x126>
 8005716:	6833      	ldr	r3, [r6, #0]
 8005718:	6825      	ldr	r5, [r4, #0]
 800571a:	6961      	ldr	r1, [r4, #20]
 800571c:	1d18      	adds	r0, r3, #4
 800571e:	6030      	str	r0, [r6, #0]
 8005720:	062e      	lsls	r6, r5, #24
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	d501      	bpl.n	800572a <_printf_i+0x1be>
 8005726:	6019      	str	r1, [r3, #0]
 8005728:	e002      	b.n	8005730 <_printf_i+0x1c4>
 800572a:	0668      	lsls	r0, r5, #25
 800572c:	d5fb      	bpl.n	8005726 <_printf_i+0x1ba>
 800572e:	8019      	strh	r1, [r3, #0]
 8005730:	2300      	movs	r3, #0
 8005732:	6123      	str	r3, [r4, #16]
 8005734:	4616      	mov	r6, r2
 8005736:	e7bc      	b.n	80056b2 <_printf_i+0x146>
 8005738:	6833      	ldr	r3, [r6, #0]
 800573a:	1d1a      	adds	r2, r3, #4
 800573c:	6032      	str	r2, [r6, #0]
 800573e:	681e      	ldr	r6, [r3, #0]
 8005740:	6862      	ldr	r2, [r4, #4]
 8005742:	2100      	movs	r1, #0
 8005744:	4630      	mov	r0, r6
 8005746:	f7fa fd6b 	bl	8000220 <memchr>
 800574a:	b108      	cbz	r0, 8005750 <_printf_i+0x1e4>
 800574c:	1b80      	subs	r0, r0, r6
 800574e:	6060      	str	r0, [r4, #4]
 8005750:	6863      	ldr	r3, [r4, #4]
 8005752:	6123      	str	r3, [r4, #16]
 8005754:	2300      	movs	r3, #0
 8005756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800575a:	e7aa      	b.n	80056b2 <_printf_i+0x146>
 800575c:	6923      	ldr	r3, [r4, #16]
 800575e:	4632      	mov	r2, r6
 8005760:	4649      	mov	r1, r9
 8005762:	4640      	mov	r0, r8
 8005764:	47d0      	blx	sl
 8005766:	3001      	adds	r0, #1
 8005768:	d0ad      	beq.n	80056c6 <_printf_i+0x15a>
 800576a:	6823      	ldr	r3, [r4, #0]
 800576c:	079b      	lsls	r3, r3, #30
 800576e:	d413      	bmi.n	8005798 <_printf_i+0x22c>
 8005770:	68e0      	ldr	r0, [r4, #12]
 8005772:	9b03      	ldr	r3, [sp, #12]
 8005774:	4298      	cmp	r0, r3
 8005776:	bfb8      	it	lt
 8005778:	4618      	movlt	r0, r3
 800577a:	e7a6      	b.n	80056ca <_printf_i+0x15e>
 800577c:	2301      	movs	r3, #1
 800577e:	4632      	mov	r2, r6
 8005780:	4649      	mov	r1, r9
 8005782:	4640      	mov	r0, r8
 8005784:	47d0      	blx	sl
 8005786:	3001      	adds	r0, #1
 8005788:	d09d      	beq.n	80056c6 <_printf_i+0x15a>
 800578a:	3501      	adds	r5, #1
 800578c:	68e3      	ldr	r3, [r4, #12]
 800578e:	9903      	ldr	r1, [sp, #12]
 8005790:	1a5b      	subs	r3, r3, r1
 8005792:	42ab      	cmp	r3, r5
 8005794:	dcf2      	bgt.n	800577c <_printf_i+0x210>
 8005796:	e7eb      	b.n	8005770 <_printf_i+0x204>
 8005798:	2500      	movs	r5, #0
 800579a:	f104 0619 	add.w	r6, r4, #25
 800579e:	e7f5      	b.n	800578c <_printf_i+0x220>
 80057a0:	08005b05 	.word	0x08005b05
 80057a4:	08005b16 	.word	0x08005b16

080057a8 <__sflush_r>:
 80057a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057b0:	0716      	lsls	r6, r2, #28
 80057b2:	4605      	mov	r5, r0
 80057b4:	460c      	mov	r4, r1
 80057b6:	d454      	bmi.n	8005862 <__sflush_r+0xba>
 80057b8:	684b      	ldr	r3, [r1, #4]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	dc02      	bgt.n	80057c4 <__sflush_r+0x1c>
 80057be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	dd48      	ble.n	8005856 <__sflush_r+0xae>
 80057c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80057c6:	2e00      	cmp	r6, #0
 80057c8:	d045      	beq.n	8005856 <__sflush_r+0xae>
 80057ca:	2300      	movs	r3, #0
 80057cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80057d0:	682f      	ldr	r7, [r5, #0]
 80057d2:	6a21      	ldr	r1, [r4, #32]
 80057d4:	602b      	str	r3, [r5, #0]
 80057d6:	d030      	beq.n	800583a <__sflush_r+0x92>
 80057d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80057da:	89a3      	ldrh	r3, [r4, #12]
 80057dc:	0759      	lsls	r1, r3, #29
 80057de:	d505      	bpl.n	80057ec <__sflush_r+0x44>
 80057e0:	6863      	ldr	r3, [r4, #4]
 80057e2:	1ad2      	subs	r2, r2, r3
 80057e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80057e6:	b10b      	cbz	r3, 80057ec <__sflush_r+0x44>
 80057e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80057ea:	1ad2      	subs	r2, r2, r3
 80057ec:	2300      	movs	r3, #0
 80057ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80057f0:	6a21      	ldr	r1, [r4, #32]
 80057f2:	4628      	mov	r0, r5
 80057f4:	47b0      	blx	r6
 80057f6:	1c43      	adds	r3, r0, #1
 80057f8:	89a3      	ldrh	r3, [r4, #12]
 80057fa:	d106      	bne.n	800580a <__sflush_r+0x62>
 80057fc:	6829      	ldr	r1, [r5, #0]
 80057fe:	291d      	cmp	r1, #29
 8005800:	d82b      	bhi.n	800585a <__sflush_r+0xb2>
 8005802:	4a2a      	ldr	r2, [pc, #168]	@ (80058ac <__sflush_r+0x104>)
 8005804:	40ca      	lsrs	r2, r1
 8005806:	07d6      	lsls	r6, r2, #31
 8005808:	d527      	bpl.n	800585a <__sflush_r+0xb2>
 800580a:	2200      	movs	r2, #0
 800580c:	6062      	str	r2, [r4, #4]
 800580e:	04d9      	lsls	r1, r3, #19
 8005810:	6922      	ldr	r2, [r4, #16]
 8005812:	6022      	str	r2, [r4, #0]
 8005814:	d504      	bpl.n	8005820 <__sflush_r+0x78>
 8005816:	1c42      	adds	r2, r0, #1
 8005818:	d101      	bne.n	800581e <__sflush_r+0x76>
 800581a:	682b      	ldr	r3, [r5, #0]
 800581c:	b903      	cbnz	r3, 8005820 <__sflush_r+0x78>
 800581e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005820:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005822:	602f      	str	r7, [r5, #0]
 8005824:	b1b9      	cbz	r1, 8005856 <__sflush_r+0xae>
 8005826:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800582a:	4299      	cmp	r1, r3
 800582c:	d002      	beq.n	8005834 <__sflush_r+0x8c>
 800582e:	4628      	mov	r0, r5
 8005830:	f7ff fbf4 	bl	800501c <_free_r>
 8005834:	2300      	movs	r3, #0
 8005836:	6363      	str	r3, [r4, #52]	@ 0x34
 8005838:	e00d      	b.n	8005856 <__sflush_r+0xae>
 800583a:	2301      	movs	r3, #1
 800583c:	4628      	mov	r0, r5
 800583e:	47b0      	blx	r6
 8005840:	4602      	mov	r2, r0
 8005842:	1c50      	adds	r0, r2, #1
 8005844:	d1c9      	bne.n	80057da <__sflush_r+0x32>
 8005846:	682b      	ldr	r3, [r5, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d0c6      	beq.n	80057da <__sflush_r+0x32>
 800584c:	2b1d      	cmp	r3, #29
 800584e:	d001      	beq.n	8005854 <__sflush_r+0xac>
 8005850:	2b16      	cmp	r3, #22
 8005852:	d11e      	bne.n	8005892 <__sflush_r+0xea>
 8005854:	602f      	str	r7, [r5, #0]
 8005856:	2000      	movs	r0, #0
 8005858:	e022      	b.n	80058a0 <__sflush_r+0xf8>
 800585a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800585e:	b21b      	sxth	r3, r3
 8005860:	e01b      	b.n	800589a <__sflush_r+0xf2>
 8005862:	690f      	ldr	r7, [r1, #16]
 8005864:	2f00      	cmp	r7, #0
 8005866:	d0f6      	beq.n	8005856 <__sflush_r+0xae>
 8005868:	0793      	lsls	r3, r2, #30
 800586a:	680e      	ldr	r6, [r1, #0]
 800586c:	bf08      	it	eq
 800586e:	694b      	ldreq	r3, [r1, #20]
 8005870:	600f      	str	r7, [r1, #0]
 8005872:	bf18      	it	ne
 8005874:	2300      	movne	r3, #0
 8005876:	eba6 0807 	sub.w	r8, r6, r7
 800587a:	608b      	str	r3, [r1, #8]
 800587c:	f1b8 0f00 	cmp.w	r8, #0
 8005880:	dde9      	ble.n	8005856 <__sflush_r+0xae>
 8005882:	6a21      	ldr	r1, [r4, #32]
 8005884:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005886:	4643      	mov	r3, r8
 8005888:	463a      	mov	r2, r7
 800588a:	4628      	mov	r0, r5
 800588c:	47b0      	blx	r6
 800588e:	2800      	cmp	r0, #0
 8005890:	dc08      	bgt.n	80058a4 <__sflush_r+0xfc>
 8005892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800589a:	81a3      	strh	r3, [r4, #12]
 800589c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058a4:	4407      	add	r7, r0
 80058a6:	eba8 0800 	sub.w	r8, r8, r0
 80058aa:	e7e7      	b.n	800587c <__sflush_r+0xd4>
 80058ac:	20400001 	.word	0x20400001

080058b0 <_fflush_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	690b      	ldr	r3, [r1, #16]
 80058b4:	4605      	mov	r5, r0
 80058b6:	460c      	mov	r4, r1
 80058b8:	b913      	cbnz	r3, 80058c0 <_fflush_r+0x10>
 80058ba:	2500      	movs	r5, #0
 80058bc:	4628      	mov	r0, r5
 80058be:	bd38      	pop	{r3, r4, r5, pc}
 80058c0:	b118      	cbz	r0, 80058ca <_fflush_r+0x1a>
 80058c2:	6a03      	ldr	r3, [r0, #32]
 80058c4:	b90b      	cbnz	r3, 80058ca <_fflush_r+0x1a>
 80058c6:	f7ff f9af 	bl	8004c28 <__sinit>
 80058ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0f3      	beq.n	80058ba <_fflush_r+0xa>
 80058d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80058d4:	07d0      	lsls	r0, r2, #31
 80058d6:	d404      	bmi.n	80058e2 <_fflush_r+0x32>
 80058d8:	0599      	lsls	r1, r3, #22
 80058da:	d402      	bmi.n	80058e2 <_fflush_r+0x32>
 80058dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058de:	f7ff fb9a 	bl	8005016 <__retarget_lock_acquire_recursive>
 80058e2:	4628      	mov	r0, r5
 80058e4:	4621      	mov	r1, r4
 80058e6:	f7ff ff5f 	bl	80057a8 <__sflush_r>
 80058ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058ec:	07da      	lsls	r2, r3, #31
 80058ee:	4605      	mov	r5, r0
 80058f0:	d4e4      	bmi.n	80058bc <_fflush_r+0xc>
 80058f2:	89a3      	ldrh	r3, [r4, #12]
 80058f4:	059b      	lsls	r3, r3, #22
 80058f6:	d4e1      	bmi.n	80058bc <_fflush_r+0xc>
 80058f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058fa:	f7ff fb8d 	bl	8005018 <__retarget_lock_release_recursive>
 80058fe:	e7dd      	b.n	80058bc <_fflush_r+0xc>

08005900 <__swhatbuf_r>:
 8005900:	b570      	push	{r4, r5, r6, lr}
 8005902:	460c      	mov	r4, r1
 8005904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005908:	2900      	cmp	r1, #0
 800590a:	b096      	sub	sp, #88	@ 0x58
 800590c:	4615      	mov	r5, r2
 800590e:	461e      	mov	r6, r3
 8005910:	da0d      	bge.n	800592e <__swhatbuf_r+0x2e>
 8005912:	89a3      	ldrh	r3, [r4, #12]
 8005914:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005918:	f04f 0100 	mov.w	r1, #0
 800591c:	bf14      	ite	ne
 800591e:	2340      	movne	r3, #64	@ 0x40
 8005920:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005924:	2000      	movs	r0, #0
 8005926:	6031      	str	r1, [r6, #0]
 8005928:	602b      	str	r3, [r5, #0]
 800592a:	b016      	add	sp, #88	@ 0x58
 800592c:	bd70      	pop	{r4, r5, r6, pc}
 800592e:	466a      	mov	r2, sp
 8005930:	f000 f848 	bl	80059c4 <_fstat_r>
 8005934:	2800      	cmp	r0, #0
 8005936:	dbec      	blt.n	8005912 <__swhatbuf_r+0x12>
 8005938:	9901      	ldr	r1, [sp, #4]
 800593a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800593e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005942:	4259      	negs	r1, r3
 8005944:	4159      	adcs	r1, r3
 8005946:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800594a:	e7eb      	b.n	8005924 <__swhatbuf_r+0x24>

0800594c <__smakebuf_r>:
 800594c:	898b      	ldrh	r3, [r1, #12]
 800594e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005950:	079d      	lsls	r5, r3, #30
 8005952:	4606      	mov	r6, r0
 8005954:	460c      	mov	r4, r1
 8005956:	d507      	bpl.n	8005968 <__smakebuf_r+0x1c>
 8005958:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	6123      	str	r3, [r4, #16]
 8005960:	2301      	movs	r3, #1
 8005962:	6163      	str	r3, [r4, #20]
 8005964:	b003      	add	sp, #12
 8005966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005968:	ab01      	add	r3, sp, #4
 800596a:	466a      	mov	r2, sp
 800596c:	f7ff ffc8 	bl	8005900 <__swhatbuf_r>
 8005970:	9f00      	ldr	r7, [sp, #0]
 8005972:	4605      	mov	r5, r0
 8005974:	4639      	mov	r1, r7
 8005976:	4630      	mov	r0, r6
 8005978:	f7ff fbbc 	bl	80050f4 <_malloc_r>
 800597c:	b948      	cbnz	r0, 8005992 <__smakebuf_r+0x46>
 800597e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005982:	059a      	lsls	r2, r3, #22
 8005984:	d4ee      	bmi.n	8005964 <__smakebuf_r+0x18>
 8005986:	f023 0303 	bic.w	r3, r3, #3
 800598a:	f043 0302 	orr.w	r3, r3, #2
 800598e:	81a3      	strh	r3, [r4, #12]
 8005990:	e7e2      	b.n	8005958 <__smakebuf_r+0xc>
 8005992:	89a3      	ldrh	r3, [r4, #12]
 8005994:	6020      	str	r0, [r4, #0]
 8005996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800599a:	81a3      	strh	r3, [r4, #12]
 800599c:	9b01      	ldr	r3, [sp, #4]
 800599e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80059a2:	b15b      	cbz	r3, 80059bc <__smakebuf_r+0x70>
 80059a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059a8:	4630      	mov	r0, r6
 80059aa:	f000 f81d 	bl	80059e8 <_isatty_r>
 80059ae:	b128      	cbz	r0, 80059bc <__smakebuf_r+0x70>
 80059b0:	89a3      	ldrh	r3, [r4, #12]
 80059b2:	f023 0303 	bic.w	r3, r3, #3
 80059b6:	f043 0301 	orr.w	r3, r3, #1
 80059ba:	81a3      	strh	r3, [r4, #12]
 80059bc:	89a3      	ldrh	r3, [r4, #12]
 80059be:	431d      	orrs	r5, r3
 80059c0:	81a5      	strh	r5, [r4, #12]
 80059c2:	e7cf      	b.n	8005964 <__smakebuf_r+0x18>

080059c4 <_fstat_r>:
 80059c4:	b538      	push	{r3, r4, r5, lr}
 80059c6:	4d07      	ldr	r5, [pc, #28]	@ (80059e4 <_fstat_r+0x20>)
 80059c8:	2300      	movs	r3, #0
 80059ca:	4604      	mov	r4, r0
 80059cc:	4608      	mov	r0, r1
 80059ce:	4611      	mov	r1, r2
 80059d0:	602b      	str	r3, [r5, #0]
 80059d2:	f7fb f948 	bl	8000c66 <_fstat>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	d102      	bne.n	80059e0 <_fstat_r+0x1c>
 80059da:	682b      	ldr	r3, [r5, #0]
 80059dc:	b103      	cbz	r3, 80059e0 <_fstat_r+0x1c>
 80059de:	6023      	str	r3, [r4, #0]
 80059e0:	bd38      	pop	{r3, r4, r5, pc}
 80059e2:	bf00      	nop
 80059e4:	200002a8 	.word	0x200002a8

080059e8 <_isatty_r>:
 80059e8:	b538      	push	{r3, r4, r5, lr}
 80059ea:	4d06      	ldr	r5, [pc, #24]	@ (8005a04 <_isatty_r+0x1c>)
 80059ec:	2300      	movs	r3, #0
 80059ee:	4604      	mov	r4, r0
 80059f0:	4608      	mov	r0, r1
 80059f2:	602b      	str	r3, [r5, #0]
 80059f4:	f7fb f947 	bl	8000c86 <_isatty>
 80059f8:	1c43      	adds	r3, r0, #1
 80059fa:	d102      	bne.n	8005a02 <_isatty_r+0x1a>
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	b103      	cbz	r3, 8005a02 <_isatty_r+0x1a>
 8005a00:	6023      	str	r3, [r4, #0]
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
 8005a04:	200002a8 	.word	0x200002a8

08005a08 <_sbrk_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4d06      	ldr	r5, [pc, #24]	@ (8005a24 <_sbrk_r+0x1c>)
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	4604      	mov	r4, r0
 8005a10:	4608      	mov	r0, r1
 8005a12:	602b      	str	r3, [r5, #0]
 8005a14:	f7fb f950 	bl	8000cb8 <_sbrk>
 8005a18:	1c43      	adds	r3, r0, #1
 8005a1a:	d102      	bne.n	8005a22 <_sbrk_r+0x1a>
 8005a1c:	682b      	ldr	r3, [r5, #0]
 8005a1e:	b103      	cbz	r3, 8005a22 <_sbrk_r+0x1a>
 8005a20:	6023      	str	r3, [r4, #0]
 8005a22:	bd38      	pop	{r3, r4, r5, pc}
 8005a24:	200002a8 	.word	0x200002a8

08005a28 <_init>:
 8005a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a2a:	bf00      	nop
 8005a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a2e:	bc08      	pop	{r3}
 8005a30:	469e      	mov	lr, r3
 8005a32:	4770      	bx	lr

08005a34 <_fini>:
 8005a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a36:	bf00      	nop
 8005a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a3a:	bc08      	pop	{r3}
 8005a3c:	469e      	mov	lr, r3
 8005a3e:	4770      	bx	lr
