#ifndef  __RISCV_INSC_H__
#define  __RISCV_INSC_H__

// generated file

#define LUI0_IMM_SHIFT 12
#define LUI0_IMM_MASK __bswap_32(0b00000000000011111111111111111111 << 12)
#define LUI_RD_SHIFT 7
#define LUI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define LUI0_OPCODE __bswap_32(0b00000000000000000000000000110111 << 0)
#define LUI_OPCODE LUI0_OPCODE
#define AUIPC0_IMM_SHIFT 12
#define AUIPC0_IMM_MASK __bswap_32(0b00000000000011111111111111111111 << 12)
#define AUIPC_RD_SHIFT 7
#define AUIPC_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define AUIPC0_OPCODE __bswap_32(0b00000000000000000000000000010111 << 0)
#define AUIPC_OPCODE AUIPC0_OPCODE
#define JAL0_IMM_SHIFT 12
#define JAL0_IMM_MASK __bswap_32(0b00000000000011111111111111111111 << 12)
#define JAL_RD_SHIFT 7
#define JAL_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define JAL0_OPCODE __bswap_32(0b00000000000000000000000001101111 << 0)
#define JAL_OPCODE JAL0_OPCODE
#define JALR0_IMM_SHIFT 20
#define JALR0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define JALR_RS1_SHIFT 15
#define JALR_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define JALR0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define JALR_RD_SHIFT 7
#define JALR_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define JALR1_OPCODE __bswap_32(0b00000000000000000000000001100111 << 0)
#define JALR_OPCODE JALR0_OPCODE | JALR1_OPCODE
#define BEQ0_IMM_SHIFT 25
#define BEQ0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define BEQ_RS2_SHIFT 20
#define BEQ_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define BEQ_RS1_SHIFT 15
#define BEQ_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define BEQ0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define BEQ1_IMM_SHIFT 7
#define BEQ1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define BEQ1_OPCODE __bswap_32(0b00000000000000000000000001100011 << 0)
#define BEQ_OPCODE BEQ0_OPCODE | BEQ1_OPCODE
#define BNE0_IMM_SHIFT 25
#define BNE0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define BNE_RS2_SHIFT 20
#define BNE_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define BNE_RS1_SHIFT 15
#define BNE_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define BNE0_OPCODE __bswap_32(0b00000000000000000000000000000001 << 12)
#define BNE1_IMM_SHIFT 7
#define BNE1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define BNE1_OPCODE __bswap_32(0b00000000000000000000000001100011 << 0)
#define BNE_OPCODE BNE0_OPCODE | BNE1_OPCODE
#define BLT0_IMM_SHIFT 25
#define BLT0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define BLT_RS2_SHIFT 20
#define BLT_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define BLT_RS1_SHIFT 15
#define BLT_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define BLT0_OPCODE __bswap_32(0b00000000000000000000000000000100 << 12)
#define BLT1_IMM_SHIFT 7
#define BLT1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define BLT1_OPCODE __bswap_32(0b00000000000000000000000001100011 << 0)
#define BLT_OPCODE BLT0_OPCODE | BLT1_OPCODE
#define BGE0_IMM_SHIFT 25
#define BGE0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define BGE_RS2_SHIFT 20
#define BGE_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define BGE_RS1_SHIFT 15
#define BGE_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define BGE0_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define BGE1_IMM_SHIFT 7
#define BGE1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define BGE1_OPCODE __bswap_32(0b00000000000000000000000001100011 << 0)
#define BGE_OPCODE BGE0_OPCODE | BGE1_OPCODE
#define BLTU0_IMM_SHIFT 25
#define BLTU0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define BLTU_RS2_SHIFT 20
#define BLTU_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define BLTU_RS1_SHIFT 15
#define BLTU_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define BLTU0_OPCODE __bswap_32(0b00000000000000000000000000000110 << 12)
#define BLTU1_IMM_SHIFT 7
#define BLTU1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define BLTU1_OPCODE __bswap_32(0b00000000000000000000000001100011 << 0)
#define BLTU_OPCODE BLTU0_OPCODE | BLTU1_OPCODE
#define BGEU0_IMM_SHIFT 25
#define BGEU0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define BGEU_RS2_SHIFT 20
#define BGEU_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define BGEU_RS1_SHIFT 15
#define BGEU_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define BGEU0_OPCODE __bswap_32(0b00000000000000000000000000000111 << 12)
#define BGEU1_IMM_SHIFT 7
#define BGEU1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define BGEU1_OPCODE __bswap_32(0b00000000000000000000000001100011 << 0)
#define BGEU_OPCODE BGEU0_OPCODE | BGEU1_OPCODE
#define LB0_IMM_SHIFT 20
#define LB0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define LB_RS1_SHIFT 15
#define LB_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define LB0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define LB_RD_SHIFT 7
#define LB_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define LB1_OPCODE __bswap_32(0b00000000000000000000000000000011 << 0)
#define LB_OPCODE LB0_OPCODE | LB1_OPCODE
#define LH0_IMM_SHIFT 20
#define LH0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define LH_RS1_SHIFT 15
#define LH_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define LH0_OPCODE __bswap_32(0b00000000000000000000000000000001 << 12)
#define LH_RD_SHIFT 7
#define LH_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define LH1_OPCODE __bswap_32(0b00000000000000000000000000000011 << 0)
#define LH_OPCODE LH0_OPCODE | LH1_OPCODE
#define LW0_IMM_SHIFT 20
#define LW0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define LW_RS1_SHIFT 15
#define LW_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define LW0_OPCODE __bswap_32(0b00000000000000000000000000000010 << 12)
#define LW_RD_SHIFT 7
#define LW_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define LW1_OPCODE __bswap_32(0b00000000000000000000000000000011 << 0)
#define LW_OPCODE LW0_OPCODE | LW1_OPCODE
#define LBU0_IMM_SHIFT 20
#define LBU0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define LBU_RS1_SHIFT 15
#define LBU_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define LBU0_OPCODE __bswap_32(0b00000000000000000000000000000100 << 12)
#define LBU_RD_SHIFT 7
#define LBU_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define LBU1_OPCODE __bswap_32(0b00000000000000000000000000000011 << 0)
#define LBU_OPCODE LBU0_OPCODE | LBU1_OPCODE
#define LHU0_IMM_SHIFT 20
#define LHU0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define LHU_RS1_SHIFT 15
#define LHU_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define LHU0_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define LHU_RD_SHIFT 7
#define LHU_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define LHU1_OPCODE __bswap_32(0b00000000000000000000000000000011 << 0)
#define LHU_OPCODE LHU0_OPCODE | LHU1_OPCODE
#define SB0_IMM_SHIFT 25
#define SB0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define SB_RS2_SHIFT 20
#define SB_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SB_RS1_SHIFT 15
#define SB_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SB0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define SB1_IMM_SHIFT 7
#define SB1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SB1_OPCODE __bswap_32(0b00000000000000000000000000100011 << 0)
#define SB_OPCODE SB0_OPCODE | SB1_OPCODE
#define SH0_IMM_SHIFT 25
#define SH0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define SH_RS2_SHIFT 20
#define SH_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SH_RS1_SHIFT 15
#define SH_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SH0_OPCODE __bswap_32(0b00000000000000000000000000000001 << 12)
#define SH1_IMM_SHIFT 7
#define SH1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SH1_OPCODE __bswap_32(0b00000000000000000000000000100011 << 0)
#define SH_OPCODE SH0_OPCODE | SH1_OPCODE
#define SW0_IMM_SHIFT 25
#define SW0_IMM_MASK __bswap_32(0b00000000000000000000000001111111 << 25)
#define SW_RS2_SHIFT 20
#define SW_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SW_RS1_SHIFT 15
#define SW_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SW0_OPCODE __bswap_32(0b00000000000000000000000000000010 << 12)
#define SW1_IMM_SHIFT 7
#define SW1_IMM_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SW1_OPCODE __bswap_32(0b00000000000000000000000000100011 << 0)
#define SW_OPCODE SW0_OPCODE | SW1_OPCODE
#define ADDI0_IMM_SHIFT 20
#define ADDI0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define ADDI_RS1_SHIFT 15
#define ADDI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define ADDI0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define ADDI_RD_SHIFT 7
#define ADDI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define ADDI1_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define ADDI_OPCODE ADDI0_OPCODE | ADDI1_OPCODE
#define SLTI0_IMM_SHIFT 20
#define SLTI0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define SLTI_RS1_SHIFT 15
#define SLTI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SLTI0_OPCODE __bswap_32(0b00000000000000000000000000000010 << 12)
#define SLTI_RD_SHIFT 7
#define SLTI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SLTI1_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define SLTI_OPCODE SLTI0_OPCODE | SLTI1_OPCODE
#define SLTIU0_IMM_SHIFT 20
#define SLTIU0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define SLTIU_RS1_SHIFT 15
#define SLTIU_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SLTIU0_OPCODE __bswap_32(0b00000000000000000000000000000011 << 12)
#define SLTIU_RD_SHIFT 7
#define SLTIU_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SLTIU1_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define SLTIU_OPCODE SLTIU0_OPCODE | SLTIU1_OPCODE
#define XORI0_IMM_SHIFT 20
#define XORI0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define XORI_RS1_SHIFT 15
#define XORI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define XORI0_OPCODE __bswap_32(0b00000000000000000000000000000100 << 12)
#define XORI_RD_SHIFT 7
#define XORI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define XORI1_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define XORI_OPCODE XORI0_OPCODE | XORI1_OPCODE
#define ORI0_IMM_SHIFT 20
#define ORI0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define ORI_RS1_SHIFT 15
#define ORI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define ORI0_OPCODE __bswap_32(0b00000000000000000000000000000110 << 12)
#define ORI_RD_SHIFT 7
#define ORI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define ORI1_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define ORI_OPCODE ORI0_OPCODE | ORI1_OPCODE
#define ANDI0_IMM_SHIFT 20
#define ANDI0_IMM_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define ANDI_RS1_SHIFT 15
#define ANDI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define ANDI0_OPCODE __bswap_32(0b00000000000000000000000000000111 << 12)
#define ANDI_RD_SHIFT 7
#define ANDI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define ANDI1_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define ANDI_OPCODE ANDI0_OPCODE | ANDI1_OPCODE
#define SLLI0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define SLLI_SHAMT_SHIFT 20
#define SLLI_SHAMT_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SLLI_RS1_SHIFT 15
#define SLLI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SLLI1_OPCODE __bswap_32(0b00000000000000000000000000000001 << 12)
#define SLLI_RD_SHIFT 7
#define SLLI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SLLI2_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define SLLI_OPCODE SLLI0_OPCODE | SLLI1_OPCODE | SLLI2_OPCODE
#define SRLI0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define SRLI_SHAMT_SHIFT 20
#define SRLI_SHAMT_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SRLI_RS1_SHIFT 15
#define SRLI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SRLI1_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define SRLI_RD_SHIFT 7
#define SRLI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SRLI2_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define SRLI_OPCODE SRLI0_OPCODE | SRLI1_OPCODE | SRLI2_OPCODE
#define SRAI0_OPCODE __bswap_32(0b00000000000000000000000000100000 << 25)
#define SRAI_SHAMT_SHIFT 20
#define SRAI_SHAMT_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SRAI_RS1_SHIFT 15
#define SRAI_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SRAI1_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define SRAI_RD_SHIFT 7
#define SRAI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SRAI2_OPCODE __bswap_32(0b00000000000000000000000000010011 << 0)
#define SRAI_OPCODE SRAI0_OPCODE | SRAI1_OPCODE | SRAI2_OPCODE
#define ADD0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define ADD_RS2_SHIFT 20
#define ADD_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define ADD_RS1_SHIFT 15
#define ADD_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define ADD1_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define ADD_RD_SHIFT 7
#define ADD_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define ADD2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define ADD_OPCODE ADD0_OPCODE | ADD1_OPCODE | ADD2_OPCODE
#define SUB0_OPCODE __bswap_32(0b00000000000000000000000000100000 << 25)
#define SUB_RS2_SHIFT 20
#define SUB_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SUB_RS1_SHIFT 15
#define SUB_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SUB1_OPCODE __bswap_32(0b00000000000000000000000000000000 << 12)
#define SUB_RD_SHIFT 7
#define SUB_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SUB2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define SUB_OPCODE SUB0_OPCODE | SUB1_OPCODE | SUB2_OPCODE
#define SLL0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define SLL_RS2_SHIFT 20
#define SLL_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SLL_RS1_SHIFT 15
#define SLL_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SLL1_OPCODE __bswap_32(0b00000000000000000000000000000001 << 12)
#define SLL_RD_SHIFT 7
#define SLL_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SLL2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define SLL_OPCODE SLL0_OPCODE | SLL1_OPCODE | SLL2_OPCODE
#define SLT0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define SLT_RS2_SHIFT 20
#define SLT_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SLT_RS1_SHIFT 15
#define SLT_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SLT1_OPCODE __bswap_32(0b00000000000000000000000000000010 << 12)
#define SLT_RD_SHIFT 7
#define SLT_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SLT2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define SLT_OPCODE SLT0_OPCODE | SLT1_OPCODE | SLT2_OPCODE
#define SLTU0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define SLTU_RS2_SHIFT 20
#define SLTU_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SLTU_RS1_SHIFT 15
#define SLTU_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SLTU1_OPCODE __bswap_32(0b00000000000000000000000000000011 << 12)
#define SLTU_RD_SHIFT 7
#define SLTU_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SLTU2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define SLTU_OPCODE SLTU0_OPCODE | SLTU1_OPCODE | SLTU2_OPCODE
#define XOR0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define XOR_RS2_SHIFT 20
#define XOR_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define XOR_RS1_SHIFT 15
#define XOR_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define XOR1_OPCODE __bswap_32(0b00000000000000000000000000000100 << 12)
#define XOR_RD_SHIFT 7
#define XOR_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define XOR2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define XOR_OPCODE XOR0_OPCODE | XOR1_OPCODE | XOR2_OPCODE
#define SRL0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define SRL_RS2_SHIFT 20
#define SRL_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SRL_RS1_SHIFT 15
#define SRL_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SRL1_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define SRL_RD_SHIFT 7
#define SRL_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SRL2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define SRL_OPCODE SRL0_OPCODE | SRL1_OPCODE | SRL2_OPCODE
#define SRA0_OPCODE __bswap_32(0b00000000000000000000000000100000 << 25)
#define SRA_RS2_SHIFT 20
#define SRA_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define SRA_RS1_SHIFT 15
#define SRA_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define SRA1_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define SRA_RD_SHIFT 7
#define SRA_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define SRA2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define SRA_OPCODE SRA0_OPCODE | SRA1_OPCODE | SRA2_OPCODE
#define OR0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define OR_RS2_SHIFT 20
#define OR_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define OR_RS1_SHIFT 15
#define OR_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define OR1_OPCODE __bswap_32(0b00000000000000000000000000000110 << 12)
#define OR_RD_SHIFT 7
#define OR_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define OR2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define OR_OPCODE OR0_OPCODE | OR1_OPCODE | OR2_OPCODE
#define AND0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 25)
#define AND_RS2_SHIFT 20
#define AND_RS2_MASK __bswap_32(0b00000000000000000000000000011111 << 20)
#define AND_RS1_SHIFT 15
#define AND_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define AND1_OPCODE __bswap_32(0b00000000000000000000000000000111 << 12)
#define AND_RD_SHIFT 7
#define AND_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define AND2_OPCODE __bswap_32(0b00000000000000000000000000110011 << 0)
#define AND_OPCODE AND0_OPCODE | AND1_OPCODE | AND2_OPCODE
#define FENCE0_OPCODE __bswap_32(0b00000000000000000000000000000000 << 28)
#define FENCE_PRED_SHIFT 24
#define FENCE_PRED_MASK __bswap_32(0b00000000000000000000000000001111 << 24)
#define FENCE_SUCC_SHIFT 20
#define FENCE_SUCC_MASK __bswap_32(0b00000000000000000000000000001111 << 20)
#define FENCE1_OPCODE __bswap_32(0b00000000000000000000000000001111 << 0)
#define FENCE_OPCODE FENCE0_OPCODE | FENCE1_OPCODE
#define FENCEI0_OPCODE __bswap_32(0b00000000000000000001000000001111 << 0)
#define FENCEI_OPCODE FENCEI0_OPCODE
#define ECALL0_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define ECALL_OPCODE ECALL0_OPCODE
#define EBREAK0_OPCODE __bswap_32(0b00000000000100000000000001110011 << 0)
#define EBREAK_OPCODE EBREAK0_OPCODE
#define CSRRW_CRS_SHIFT 20
#define CSRRW_CRS_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define CSRRW_RS1_SHIFT 15
#define CSRRW_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define CSRRW0_OPCODE __bswap_32(0b00000000000000000000000000000001 << 12)
#define CSRRW_RD_SHIFT 7
#define CSRRW_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define CSRRW1_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define CSRRW_OPCODE CSRRW0_OPCODE | CSRRW1_OPCODE
#define CSRRS_CRS_SHIFT 20
#define CSRRS_CRS_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define CSRRS_RS1_SHIFT 15
#define CSRRS_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define CSRRS0_OPCODE __bswap_32(0b00000000000000000000000000000010 << 12)
#define CSRRS_RD_SHIFT 7
#define CSRRS_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define CSRRS1_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define CSRRS_OPCODE CSRRS0_OPCODE | CSRRS1_OPCODE
#define CSRRC_CRS_SHIFT 20
#define CSRRC_CRS_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define CSRRC_RS1_SHIFT 15
#define CSRRC_RS1_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define CSRRC0_OPCODE __bswap_32(0b00000000000000000000000000000011 << 12)
#define CSRRC_RD_SHIFT 7
#define CSRRC_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define CSRRC1_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define CSRRC_OPCODE CSRRC0_OPCODE | CSRRC1_OPCODE
#define CSRRWI_CRS_SHIFT 20
#define CSRRWI_CRS_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define CSRRWI_ZIMM_SHIFT 15
#define CSRRWI_ZIMM_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define CSRRWI0_OPCODE __bswap_32(0b00000000000000000000000000000101 << 12)
#define CSRRWI_RD_SHIFT 7
#define CSRRWI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define CSRRWI1_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define CSRRWI_OPCODE CSRRWI0_OPCODE | CSRRWI1_OPCODE
#define CSRRSI_CRS_SHIFT 20
#define CSRRSI_CRS_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define CSRRSI_ZIMM_SHIFT 15
#define CSRRSI_ZIMM_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define CSRRSI0_OPCODE __bswap_32(0b00000000000000000000000000000110 << 12)
#define CSRRSI_RD_SHIFT 7
#define CSRRSI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define CSRRSI1_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define CSRRSI_OPCODE CSRRSI0_OPCODE | CSRRSI1_OPCODE
#define CSRRCI_CRS_SHIFT 20
#define CSRRCI_CRS_MASK __bswap_32(0b00000000000000000000111111111111 << 20)
#define CSRRCI_ZIMM_SHIFT 15
#define CSRRCI_ZIMM_MASK __bswap_32(0b00000000000000000000000000011111 << 15)
#define CSRRCI0_OPCODE __bswap_32(0b00000000000000000000000000000111 << 12)
#define CSRRCI_RD_SHIFT 7
#define CSRRCI_RD_MASK __bswap_32(0b00000000000000000000000000011111 << 7)
#define CSRRCI1_OPCODE __bswap_32(0b00000000000000000000000001110011 << 0)
#define CSRRCI_OPCODE CSRRCI0_OPCODE | CSRRCI1_OPCODE
#endif
