#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000885460 .scope module, "labM" "labM" 2 20;
 .timescale 0 0;
v00000000008e0990_0 .var "clk", 0 0;
v00000000008e0a30_0 .var/i "i", 31 0;
v00000000008e1430_0 .net "rd1", 31 0, v0000000000872570_0;  1 drivers
v00000000008e05d0_0 .net "rd2", 31 0, v00000000008729d0_0;  1 drivers
v00000000008e0fd0_0 .var "rs1", 4 0;
v00000000008e1d90_0 .var "rs2", 4 0;
v00000000008e02b0_0 .var "w", 0 0;
v00000000008e0850_0 .var "wd", 31 0;
v00000000008e0df0_0 .var "wn", 4 0;
S_0000000000876fd0 .scope module, "myRF" "rf" 2 29, 3 94 0, S_0000000000885460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1";
    .port_info 1 /OUTPUT 32 "RD2";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "W";
P_000000000086c150 .param/l "DEBUG" 0 3 99, +C4<00000000000000000000000000100000>;
v0000000000872570_0 .var "RD1", 31 0;
v00000000008729d0_0 .var "RD2", 31 0;
v0000000000872b10_0 .net "RN1", 4 0, v00000000008e0fd0_0;  1 drivers
v00000000008722f0_0 .net "RN2", 4 0, v00000000008e1d90_0;  1 drivers
v0000000000872110_0 .net "W", 0 0, v00000000008e02b0_0;  1 drivers
v00000000008724d0_0 .net "WD", 31 0, v00000000008e0850_0;  1 drivers
v0000000000872610_0 .net "WN", 4 0, v00000000008e0df0_0;  1 drivers
v0000000000871df0_0 .net *"_s10", 6 0, L_00000000008e1a70;  1 drivers
v00000000008726b0_0 .net *"_s15", 31 0, L_00000000008e1b10;  1 drivers
v0000000000872750_0 .net *"_s17", 6 0, L_00000000008e1930;  1 drivers
v0000000000871e90_0 .net *"_s2", 31 0, L_00000000008e1750;  1 drivers
L_00000000008e4138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008727f0_0 .net *"_s20", 1 0, L_00000000008e4138;  1 drivers
L_00000000008e4180 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000000872890_0 .net/2u *"_s21", 6 0, L_00000000008e4180;  1 drivers
v0000000000872cf0_0 .net *"_s23", 6 0, L_00000000008e1bb0;  1 drivers
v0000000000872bb0_0 .net *"_s4", 6 0, L_00000000008e1890;  1 drivers
L_00000000008e40a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000871fd0_0 .net *"_s7", 1 0, L_00000000008e40a8;  1 drivers
L_00000000008e40f0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000000008e19d0_0 .net/2u *"_s8", 6 0, L_00000000008e40f0;  1 drivers
v00000000008e0e90 .array "arr", 31 1, 31 0;
v00000000008e0cb0_0 .net "clk", 0 0, v00000000008e0990_0;  1 drivers
E_000000000086b910 .event posedge, v00000000008e0cb0_0;
E_000000000086be10 .event edge, L_00000000008e1b10, v00000000008722f0_0;
E_000000000086b950 .event edge, L_00000000008e1750, v0000000000872b10_0;
L_00000000008e1750 .array/port v00000000008e0e90, L_00000000008e1a70;
L_00000000008e1890 .concat [ 5 2 0 0], v00000000008e0fd0_0, L_00000000008e40a8;
L_00000000008e1a70 .arith/sub 7, L_00000000008e1890, L_00000000008e40f0;
L_00000000008e1b10 .array/port v00000000008e0e90, L_00000000008e1bb0;
L_00000000008e1930 .concat [ 5 2 0 0], v00000000008e1d90_0, L_00000000008e4138;
L_00000000008e1bb0 .arith/sub 7, L_00000000008e1930, L_00000000008e4180;
S_00000000008855f0 .scope module, "mem" "mem" 3 14;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "memIn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
P_0000000000884510 .param/l "CAPACITY" 0 3 22, C4<1111111111111111>;
P_0000000000884548 .param/l "DEBUG" 0 3 20, +C4<00000000000000000000000000000000>;
v00000000008e0f30_0 .net *"_s3", 31 0, L_00000000008e1cf0;  1 drivers
o00000000008894c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008e1c50_0 .net "address", 31 0, o00000000008894c8;  0 drivers
v00000000008e0350 .array "arr", 65535 0, 31 0;
o00000000008894f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e12f0_0 .net "clk", 0 0, o00000000008894f8;  0 drivers
v00000000008e1070_0 .var "fresh", 0 0;
o0000000000889558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008e1e30_0 .net "memIn", 31 0, o0000000000889558;  0 drivers
v00000000008e1ed0_0 .var "memOut", 31 0;
o00000000008895b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e0490_0 .net "read", 0 0, o00000000008895b8;  0 drivers
o00000000008895e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e14d0_0 .net "write", 0 0, o00000000008895e8;  0 drivers
E_000000000086b990 .event posedge, v00000000008e12f0_0;
E_000000000086bd50 .event edge, L_00000000008e1cf0, v00000000008e1c50_0, v00000000008e0490_0;
L_00000000008e1cf0 .array/port v00000000008e0350, o00000000008894c8;
S_000000000087f870 .scope module, "register" "register" 3 79;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 2 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
P_000000000086b8d0 .param/l "SIZE" 0 3 85, +C4<00000000000000000000000000000010>;
o0000000000889738 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e0210_0 .net "clk", 0 0, o0000000000889738;  0 drivers
o00000000008899d8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000008e11b0_0 .net "d", 1 0, o00000000008899d8;  0 drivers
o0000000000889798 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008e1610_0 .net "enable", 0 0, o0000000000889798;  0 drivers
v00000000008e1250_0 .net "q", 1 0, L_00000000008e1f70;  1 drivers
L_00000000008e1f70 .concat [ 1 1 0 0], v00000000008e1110_0, v00000000008e0710_0;
L_00000000008e00d0 .part o00000000008899d8, 0, 1;
L_00000000008e0170 .part o00000000008899d8, 1, 1;
S_0000000000874c70 .scope module, "myFF[0]" "ff" 3 90, 3 1 0, S_000000000087f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000008e08f0_0 .net "clk", 0 0, o0000000000889738;  alias, 0 drivers
v00000000008e0670_0 .net "d", 0 0, L_00000000008e00d0;  1 drivers
v00000000008e1570_0 .net "enable", 0 0, o0000000000889798;  alias, 0 drivers
v00000000008e1110_0 .var "q", 0 0;
E_000000000086b890 .event posedge, v00000000008e08f0_0;
S_0000000000874e00 .scope module, "myFF[1]" "ff" 3 90, 3 1 0, S_000000000087f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000008e0530_0 .net "clk", 0 0, o0000000000889738;  alias, 0 drivers
v00000000008e16b0_0 .net "d", 0 0, L_00000000008e0170;  1 drivers
v00000000008e03f0_0 .net "enable", 0 0, o0000000000889798;  alias, 0 drivers
v00000000008e0710_0 .var "q", 0 0;
S_000000000087fa00 .scope module, "sk" "sk" 3 137;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "upper";
    .port_info 1 /OUTPUT 1 "lower";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 1 "d";
o0000000000889af8 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000889b28 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000889b58 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000889b88 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000008717f0 .functor OR 1, o0000000000889af8, o0000000000889b28, o0000000000889b58, o0000000000889b88;
L_0000000000871a20 .functor NOT 1, o0000000000889b58, C4<0>, C4<0>, C4<0>;
L_0000000000871390 .functor XOR 1, o0000000000889af8, o0000000000889b28, L_0000000000871a20, o0000000000889b88;
v00000000008e07b0_0 .net "a", 0 0, o0000000000889af8;  0 drivers
v00000000008e17f0_0 .net "b", 0 0, o0000000000889b28;  0 drivers
v00000000008e0ad0_0 .net "c", 0 0, o0000000000889b58;  0 drivers
v00000000008e0d50_0 .net "d", 0 0, o0000000000889b88;  0 drivers
v00000000008e0b70_0 .net "lower", 0 0, L_0000000000871390;  1 drivers
v00000000008e0c10_0 .net "notC", 0 0, L_0000000000871a20;  1 drivers
v00000000008e1390_0 .net "upper", 0 0, L_00000000008717f0;  1 drivers
    .scope S_0000000000876fd0;
T_0 ;
    %wait E_000000000086b950;
    %load/vec4 v0000000000872b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000872570_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000872b10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000008e0e90, 4;
    %store/vec4 v0000000000872570_0, 0, 32;
    %vpi_call 3 115 "$display", "RF: read %0dd from reg#%0d", v0000000000872570_0, v0000000000872b10_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000876fd0;
T_1 ;
    %wait E_000000000086be10;
    %load/vec4 v00000000008722f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008729d0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008722f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000008e0e90, 4;
    %store/vec4 v00000000008729d0_0, 0, 32;
    %vpi_call 3 124 "$display", "RF: read %0dd from reg#%0d", v00000000008729d0_0, v00000000008722f0_0 {0 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000876fd0;
T_2 ;
    %wait E_000000000086b910;
    %load/vec4 v0000000000872110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000872610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000008724d0_0;
    %load/vec4 v0000000000872610_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v00000000008e0e90, 4, 0;
    %vpi_call 3 132 "$display", "RF: wrote %0dd to reg#%0d", v00000000008724d0_0, v0000000000872610_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000885460;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e02b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008e0a30_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000000008e0a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0990_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008e0a30_0;
    %load/vec4 v00000000008e0a30_0;
    %mul;
    %store/vec4 v00000000008e0850_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v00000000008e0a30_0;
    %pad/s 5;
    %store/vec4 v00000000008e0df0_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e0990_0, 0, 1;
    %delay 1, 0;
    %delay 1, 0;
    %load/vec4 v00000000008e0a30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008e0a30_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000008855f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e1070_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000000008855f0;
T_5 ;
    %wait E_000000000086bd50;
    %load/vec4 v00000000008e1070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e1070_0, 0, 1;
    %vpi_call 3 35 "$readmemh", "ram.dat", v00000000008e0350 {0 0 0};
T_5.0 ;
    %load/vec4 v00000000008e0490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000008e1c50_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000008e1ed0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000000008e1c50_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000008e1ed0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %ix/getv 4, v00000000008e1c50_0;
    %load/vec4a v00000000008e0350, 4;
    %store/vec4 v00000000008e1ed0_0, 0, 32;
T_5.7 ;
T_5.5 ;
T_5.2 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008855f0;
T_6 ;
    %wait E_000000000086b990;
    %load/vec4 v00000000008e14d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000008e1c50_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000008e1c50_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.4, 5;
    %vpi_call 3 67 "$display", "Address %d out of range %d", v00000000008e1c50_0, P_0000000000884510 {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000000008e1e30_0;
    %ix/getv 3, v00000000008e1c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008e0350, 0, 4;
T_6.5 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000874c70;
T_7 ;
    %wait E_000000000086b890;
    %load/vec4 v00000000008e1570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000008e0670_0;
    %assign/vec4 v00000000008e1110_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000874e00;
T_8 ;
    %wait E_000000000086b890;
    %load/vec4 v00000000008e03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000008e16b0_0;
    %assign/vec4 v00000000008e0710_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM3.v";
    "modules.v";
