// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2014 Cryptotronix
 */

/dts-v1/;
/plugin/;

#include <dt-bindings/board/am335x-bbw-bbb-base.h>
#include <dt-bindings/pinctrl/am33xx.h>

/*
 * Helper to show loaded overlays under: /proc/device-tree/chosen/overlays/
 */
&{/chosen} {
	overlays {
		BB-BONE-CRYPTO-00A0.bb.org-overlays = __TIMESTAMP__;
	};
};

/ {
	/*
	 * Free up the pins used by the cape from the pinmux helpers.
	 */
	fragment@1 {
		target = <&ocp>;
		__overlay__ {
			P9_23_pinmux { status = "disabled"; };	/* P9_23: gpio1_17 FAST | OUTPUT | PULLUP | MODE7 */
			P8_11_pinmux { status = "disabled"; };	/* P8_11: gpio1_13 FAST | INPUT | PULLDOWN | MODE7 */

			P9_11_pinmux { status = "disabled"; };	/* P9_11: gpmc_wait0.uart4_rxd_mux2 */
			P9_13_pinmux { status = "disabled"; };	/* P9_13: gpmc_wpn.uart4_txd_mux2 */
		};
	};

	fragment@2 {
		target = <&am33xx_pinmux>;
		__overlay__ {
			cryptocape_pins: pinmux_cryptocape_pins {
				pinctrl-single,pins = <
					0x044 0x17	/* P9_23: gpio1_17 FAST | OUTPUT | PULLUP | MODE7 */
					0x034 0x2F	/* P8_11: gpio1_13 FAST | INPUT | PULLDOWN | MODE7 */
				>;
			};

			bb_uart4_pins: pinmux_bb_uart4_pins {
				pinctrl-single,pins = <
					BONE_P9_11 (PIN_INPUT_PULLUP | MUX_MODE6)	/* P9_11: gpmc_wait0.uart4_rxd_mux2 */
					BONE_P9_13 (PIN_OUTPUT_PULLDOWN | MUX_MODE6)	/* P9_13: gpmc_wpn.uart4_txd_mux2 */
				>;
			};
		};
	};

	fragment@3 {
		target = <&uart4>;
		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&bb_uart4_pins>;
		};
	};

	fragment@4 {
		target = <&i2c2>;
		__overlay__ {

			status = "okay";

			/* this is the configuration part */
			clock-frequency = <100000>;

			#address-cells = <1>;
			#size-cells = <0>;

			/* Real Time Clock */
			ds1307@68 {
				compatible = "ds1307";
				reg = <0x68>;
			};

			tpm@29 {
				compatible = "atmel,at97sc3204t";
				reg = <0x29>;
			};
		};
	};
};
