# Loading project sim_test_2nd
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 08:54:33 on Apr 28,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/tms_i \
sim:/tb_dmi_jtag/td_i \
sim:/tb_dmi_jtag/trst_ni \
sim:/tb_dmi_jtag/td_o \
sim:/tb_dmi_jtag/tdo_oe_o \
sim:/tb_dmi_jtag/dmi_clear_o \
sim:/tb_dmi_jtag/dmi_req_o \
sim:/tb_dmi_jtag/dmi_req_valid_o \
sim:/tb_dmi_jtag/dmi_req_ready_i \
sim:/tb_dmi_jtag/dmi_resp_i \
sim:/tb_dmi_jtag/dmi_resp_ready_o \
sim:/tb_dmi_jtag/dmi_resp_valid_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
run -all
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(145)
#    Time: 5080 ps  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 145
