{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543479738116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543479738117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:52:17 2018 " "Processing started: Thu Nov 29 13:52:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543479738117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479738117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_risc -c pipeline_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479738117 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1543479738294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-struct " "Found design unit 1: forwarding_unit-struct" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748655 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 wrb_edit-struct " "Found design unit 2: wrb_edit-struct" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748656 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748656 ""} { "Info" "ISGN_ENTITY_NAME" "2 wrb_edit " "Found entity 2: wrb_edit" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DH_stall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DH_stall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DH_stall-behav " "Found design unit 1: DH_stall-behav" {  } { { "DH_stall.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/DH_stall.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748657 ""} { "Info" "ISGN_ENTITY_NAME" "1 DH_stall " "Found entity 1: DH_stall" {  } { { "DH_stall.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/DH_stall.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behave " "Found design unit 1: control-behave" {  } { { "control.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748657 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behave " "Found design unit 1: stage5-behave" {  } { { "stage5.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748657 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "stage5.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behave " "Found design unit 1: stage4-behave" {  } { { "stage4.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748658 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "stage4.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CH_stall.vhd 0 0 " "Found 0 design units, including 0 entities, in source file CH_stall.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage0-behave " "Found design unit 1: stage0-behave" {  } { { "stage0.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748659 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage0 " "Found entity 1: stage0" {  } { { "stage0.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_Updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_Updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-struct " "Found design unit 1: rf-struct" {  } { { "rf_Updated.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748659 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf_Updated.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 8 4 " "Found 8 design units, including 4 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-WhatDoYouCare " "Found design unit 1: reg16-WhatDoYouCare" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg8-WhatDoYouCare8 " "Found design unit 2: reg8-WhatDoYouCare8" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg3-WhatDoYouCare3 " "Found design unit 3: reg3-WhatDoYouCare3" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 reg1-WhatDoYouCare1 " "Found design unit 4: reg1-WhatDoYouCare1" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8 " "Found entity 2: reg8" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg3 " "Found entity 3: reg3" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg1 " "Found entity 4: reg1" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND16-struct " "Found design unit 1: NAND16-struct" {  } { { "nand16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/nand16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND16 " "Found entity 1: NAND16" {  } { { "nand16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/nand16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4-rtl " "Found design unit 2: mux4-rtl" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2-struct " "Found design unit 3: mux2-struct" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extenders.vhd 6 3 " "Found 6 design units, including 3 entities, in source file extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-behave " "Found design unit 1: SE9-behave" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SE6-behave " "Found design unit 2: SE6-behave" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LS7-behave " "Found design unit 3: LS7-behave" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE6 " "Found entity 2: SE6" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""} { "Info" "ISGN_ENTITY_NAME" "3 LS7 " "Found entity 3: LS7" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-behave " "Found design unit 1: encoder-behave" {  } { { "encoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/encoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/encoder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748663 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748663 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 6 3 " "Found 6 design units, including 3 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Behave " "Found design unit 1: fulladder-Behave" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightbitadder-struct " "Found design unit 2: eightbitadder-struct" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder16-struct " "Found design unit 3: adder16-struct" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748664 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748664 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightbitadder " "Found entity 2: eightbitadder" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748664 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder16 " "Found entity 3: adder16" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748665 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "stage1.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748665 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "stage2.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748666 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479748666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543479748741 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543479748743 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp_ctrl datapath.vhd(159) " "VHDL Signal Declaration warning at datapath.vhd(159): used implicit default value for signal \"temp_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543479748744 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_m40 datapath.vhd(166) " "Verilog HDL or VHDL warning at datapath.vhd(166): object \"output_m40\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543479748744 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout datapath.vhd(169) " "Verilog HDL or VHDL warning at datapath.vhd(169): object \"cout\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543479748744 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage0 stage0:stage0_0 " "Elaborating entity \"stage0\" for hierarchy \"stage0:stage0_0\"" {  } { { "datapath.vhd" "stage0_0" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 stage0:stage0_0\|reg16:PC " "Elaborating entity \"reg16\" for hierarchy \"stage0:stage0_0\|reg16:PC\"" {  } { { "stage0.vhd" "PC" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(15) " "VHDL Process Statement warning at reg16.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479748792 "|datapath|stage0:stage0_0|reg16:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory stage0:stage0_0\|memory:InstrMem " "Elaborating entity \"memory\" for hierarchy \"stage0:stage0_0\|memory:InstrMem\"" {  } { { "stage0.vhd" "InstrMem" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage0:stage0_0\|mux2:M10 " "Elaborating entity \"mux2\" for hierarchy \"stage0:stage0_0\|mux2:M10\"" {  } { { "stage0.vhd" "M10" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:PR0_mux " "Elaborating entity \"reg8\" for hierarchy \"reg8:PR0_mux\"" {  } { { "datapath.vhd" "PR0_mux" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748795 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(43) " "VHDL Process Statement warning at reg16.vhd(43): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479748795 "|datapath|reg8:PR0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stage1_1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stage1_1\"" {  } { { "datapath.vhd" "stage1_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS7 stage1:stage1_1\|LS7:LS7_1 " "Elaborating entity \"LS7\" for hierarchy \"stage1:stage1_1\|LS7:LS7_1\"" {  } { { "stage1.vhd" "LS7_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 stage1:stage1_1\|SE9:SE9_1 " "Elaborating entity \"SE9\" for hierarchy \"stage1:stage1_1\|SE9:SE9_1\"" {  } { { "stage1.vhd" "SE9_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 stage1:stage1_1\|SE6:SE6_1 " "Elaborating entity \"SE6\" for hierarchy \"stage1:stage1_1\|SE6:SE6_1\"" {  } { { "stage1.vhd" "SE6_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder stage1:stage1_1\|encoder:PE " "Elaborating entity \"encoder\" for hierarchy \"stage1:stage1_1\|encoder:PE\"" {  } { { "stage1.vhd" "PE" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder stage1:stage1_1\|decoder:DE " "Elaborating entity \"decoder\" for hierarchy \"stage1:stage1_1\|decoder:DE\"" {  } { { "stage1.vhd" "DE" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "datapath.vhd" "ctrl" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3 reg3:PR1_pe " "Elaborating entity \"reg3\" for hierarchy \"reg3:PR1_pe\"" {  } { { "datapath.vhd" "PR1_pe" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(70) " "VHDL Process Statement warning at reg16.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479748800 "|datapath|reg3:PR1_pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stage2_2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stage2_2\"" {  } { { "datapath.vhd" "stage2_2" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_20 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_20\"" {  } { { "stage2.vhd" "m_20" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_21 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_21\"" {  } { { "stage2.vhd" "m_21" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_22 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_22\"" {  } { { "stage2.vhd" "m_22" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_23 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_23\"" {  } { { "stage2.vhd" "m_23" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf stage2:stage2_2\|rf:rf_1 " "Elaborating entity \"rf\" for hierarchy \"stage2:stage2_2\|rf:rf_1\"" {  } { { "stage2.vhd" "rf_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|rf:rf_1\|mux2:M1_2 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|rf:rf_1\|mux2:M1_2\"" {  } { { "rf_Updated.vhd" "M1_2" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 stage2:stage2_2\|rf:rf_1\|mux8:M1 " "Elaborating entity \"mux8\" for hierarchy \"stage2:stage2_2\|rf:rf_1\|mux8:M1\"" {  } { { "rf_Updated.vhd" "M1" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DH_stall stage2:stage2_2\|DH_stall:DH " "Elaborating entity \"DH_stall\" for hierarchy \"stage2:stage2_2\|DH_stall:DH\"" {  } { { "stage2.vhd" "DH" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:adder16_1 " "Elaborating entity \"adder16\" for hierarchy \"adder16:adder16_1\"" {  } { { "datapath.vhd" "adder16_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitadder adder16:adder16_1\|eightbitadder:a0 " "Elaborating entity \"eightbitadder\" for hierarchy \"adder16:adder16_1\|eightbitadder:a0\"" {  } { { "adder16.vhd" "a0" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder16:adder16_1\|eightbitadder:a0\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"adder16:adder16_1\|eightbitadder:a0\|fulladder:fa0\"" {  } { { "adder16.vhd" "fa0" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrb_edit wrb_edit:ctrl_edit " "Elaborating entity \"wrb_edit\" for hierarchy \"wrb_edit:ctrl_edit\"" {  } { { "datapath.vhd" "ctrl_edit" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748827 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x stage3.vhd(89) " "Inferred latch for \"x\" at stage3.vhd(89)" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748828 "|datapath|wrb_edit:ctrl_edit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 stage3:stage3_1 " "Elaborating entity \"stage3\" for hierarchy \"stage3:stage3_1\"" {  } { { "datapath.vhd" "stage3_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage3:stage3_1\|mux2:m_31 " "Elaborating entity \"mux2\" for hierarchy \"stage3:stage3_1\|mux2:m_31\"" {  } { { "stage3.vhd" "m_31" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu stage3:stage3_1\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"stage3:stage3_1\|alu:alu_1\"" {  } { { "stage3.vhd" "alu_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND16 stage3:stage3_1\|alu:alu_1\|NAND16:N " "Elaborating entity \"NAND16\" for hierarchy \"stage3:stage3_1\|alu:alu_1\|NAND16:N\"" {  } { { "alu.vhd" "N" { Text "/home/ishank/Desktop/pipelined_RISC/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit stage3:stage3_1\|forwarding_unit:forwarding " "Elaborating entity \"forwarding_unit\" for hierarchy \"stage3:stage3_1\|forwarding_unit:forwarding\"" {  } { { "stage3.vhd" "forwarding" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[0\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[0\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[1\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[1\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[2\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[2\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[3\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[3\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[4\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[4\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[5\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[5\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[6\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[6\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[7\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[7\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[8\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[8\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[9\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[9\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[10\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[10\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[11\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[11\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[12\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[12\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[13\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[13\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[14\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[14\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[15\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[15\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479748851 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg1:zero_flag " "Elaborating entity \"reg1\" for hierarchy \"reg1:zero_flag\"" {  } { { "datapath.vhd" "zero_flag" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748853 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(98) " "VHDL Process Statement warning at reg16.vhd(98): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479748853 "|datapath|reg1:zero_flag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4 stage4:stage4_1 " "Elaborating entity \"stage4\" for hierarchy \"stage4:stage4_1\"" {  } { { "datapath.vhd" "stage4_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748854 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_m40 stage4.vhd(8) " "VHDL Signal Declaration warning at stage4.vhd(8): used implicit default value for signal \"output_m40\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stage4.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage4.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543479748854 "|datapath|stage4:stage4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 stage5:stage5_1 " "Elaborating entity \"stage5\" for hierarchy \"stage5:stage5_1\"" {  } { { "datapath.vhd" "stage5_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 stage5:stage5_1\|mux4:m_50 " "Elaborating entity \"mux4\" for hierarchy \"stage5:stage5_1\|mux4:m_50\"" {  } { { "stage5.vhd" "m_50" { Text "/home/ishank/Desktop/pipelined_RISC/stage5.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479748856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output GND " "Pin \"output\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543479749356 "|datapath|output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543479749356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543479749457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479749457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543479749491 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543479749491 "|datapath|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543479749491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543479749491 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543479749491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543479749491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1249 " "Peak virtual memory: 1249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543479749497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:52:29 2018 " "Processing ended: Thu Nov 29 13:52:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543479749497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543479749497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543479749497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479749497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543479750243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543479750244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:52:29 2018 " "Processing started: Thu Nov 29 13:52:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543479750244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543479750244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline_risc -c pipeline_risc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543479750244 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543479750289 ""}
{ "Info" "0" "" "Project  = pipeline_risc" {  } {  } 0 0 "Project  = pipeline_risc" 0 0 "Fitter" 0 0 1543479750290 ""}
{ "Info" "0" "" "Revision = pipeline_risc" {  } {  } 0 0 "Revision = pipeline_risc" 0 0 "Fitter" 0 0 1543479750290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543479750341 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline_risc EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"pipeline_risc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543479750345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543479750406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543479750406 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543479750549 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543479750554 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543479750608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543479750608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543479750608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543479750608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ishank/Desktop/pipelined_RISC/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543479750611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ishank/Desktop/pipelined_RISC/" { { 0 { 0 ""} 0 137 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543479750611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ishank/Desktop/pipelined_RISC/" { { 0 { 0 ""} 0 139 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543479750611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ishank/Desktop/pipelined_RISC/" { { 0 { 0 ""} 0 141 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543479750611 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ishank/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ishank/Desktop/pipelined_RISC/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543479750611 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543479750611 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543479750612 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543479750908 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline_risc.sdc " "Synopsys Design Constraints File file not found: 'pipeline_risc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543479751004 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543479751004 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543479751004 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1543479751005 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543479751005 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543479751005 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543479751006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543479751008 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543479751008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543479751008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543479751008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543479751009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543479751009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543479751009 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543479751009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543479751009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543479751009 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543479751009 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543479751010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543479751010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543479751010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543479751011 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543479751011 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543479751011 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543479751015 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543479751017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543479751718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543479751745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543479751760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543479751856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543479751857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543479752017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/ishank/Desktop/pipelined_RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543479752802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543479752802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543479752833 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1543479752833 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543479752833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543479752834 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543479752933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543479752937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543479753078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543479753078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543479753391 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543479753704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ishank/Desktop/pipelined_RISC/output_files/pipeline_risc.fit.smsg " "Generated suppressed messages file /home/ishank/Desktop/pipelined_RISC/output_files/pipeline_risc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543479753933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1390 " "Peak virtual memory: 1390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543479754093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:52:34 2018 " "Processing ended: Thu Nov 29 13:52:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543479754093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543479754093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543479754093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543479754093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543479754868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543479754869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:52:34 2018 " "Processing started: Thu Nov 29 13:52:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543479754869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543479754869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline_risc -c pipeline_risc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543479754869 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543479755611 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543479755634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543479755717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:52:35 2018 " "Processing ended: Thu Nov 29 13:52:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543479755717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543479755717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543479755717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543479755717 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543479755961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543479756580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543479756580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:52:36 2018 " "Processing started: Thu Nov 29 13:52:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543479756580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline_risc -c pipeline_risc " "Command: quartus_sta pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1543479756647 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline_risc.sdc " "Synopsys Design Constraints File file not found: 'pipeline_risc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756963 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756963 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756963 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543479756964 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756966 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543479756967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756970 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543479756972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479756996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757340 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757340 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757343 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543479757344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757405 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757405 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757405 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757407 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757701 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1089 " "Peak virtual memory: 1089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543479757713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:52:37 2018 " "Processing ended: Thu Nov 29 13:52:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543479757713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543479757713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543479757713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479757713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543479758493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543479758493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:52:38 2018 " "Processing started: Thu Nov 29 13:52:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543479758493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543479758493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline_risc -c pipeline_risc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543479758494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_6_1200mv_85c_slow.vho /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_6_1200mv_85c_slow.vho in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758794 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_6_1200mv_0c_slow.vho /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_6_1200mv_0c_slow.vho in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_min_1200mv_0c_fast.vho /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_min_1200mv_0c_fast.vho in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc.vho /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc.vho in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_6_1200mv_85c_vhd_slow.sdo /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_6_1200mv_85c_vhd_slow.sdo in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_6_1200mv_0c_vhd_slow.sdo /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_6_1200mv_0c_vhd_slow.sdo in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_min_1200mv_0c_vhd_fast.sdo /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_min_1200mv_0c_vhd_fast.sdo in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_risc_vhd.sdo /home/ishank/Desktop/pipelined_RISC/simulation/modelsim/ simulation " "Generated file pipeline_risc_vhd.sdo in folder \"/home/ishank/Desktop/pipelined_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543479758908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1308 " "Peak virtual memory: 1308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543479758924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:52:38 2018 " "Processing ended: Thu Nov 29 13:52:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543479758924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543479758924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543479758924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543479758924 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543479759557 ""}
