
AVRASM ver. 2.2.7  H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm Thu Feb 22 16:23:01 2018

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m128def.inc'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(1): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\setup.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(2): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.inc'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.inc(104): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\char.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(621): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\delayRoutines.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(622): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\buttons.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(623): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.asm(1): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.inc'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m128def.inc'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(1): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\setup.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(2): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.inc'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.inc(104): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\char.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(621): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\delayRoutines.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(622): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\buttons.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(623): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.asm'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.asm(1): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\LCDdriver.inc'
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): Including file 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm'
                                 
                                 .INCLUDE "setup.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
000000 940c 0080                 
000002 9518                      		reti		                 
000003 0000                      		nop			; Vector Addresses are 2 words apart
000004 9518                      		reti			; External 0 interrupt  Vector 
000005 0000                      		nop			; Vector Addresses are 2 words apart
000006 9518                      		reti			; External 1 interrupt  Vector 
000007 0000                      		nop			; Vector Addresses are 2 words apart
000008 9518                      		reti			; External 2 interrupt  Vector 
000009 0000                      		nop			; Vector Addresses are 2 words apart
00000a 9518                      		reti			; External 3 interrupt  Vector 
00000b 0000                      		nop			; Vector Addresses are 2 words apart
00000c 9518                      		reti			; External 4 interrupt  Vector 
00000d 0000                      		nop			; Vector Addresses are 2 words apart
00000e 9518                      		reti			; External 5 interrupt  Vector 
00000f 0000                      		nop			; Vector Addresses are 2 words apart
000010 9518                      		reti			; External 6 interrupt  Vector 
000011 0000                      		nop			; Vector Addresses are 2 words apart
000012 9518                      		reti			; External 7 interrupt  Vector 
000013 0000                      		nop			; Vector Addresses are 2 words apart
000014 9518                      		reti			; Timer 2 Compare Vector 
000015 0000                      		nop			; Vector Addresses are 2 words apart
000016 9518                      		reti			; Timer 2 Overflow Vector 
000017 0000                      		nop			; Vector Addresses are 2 words apart
000018 9518                      		reti			; Timer 1 Capture  Vector 
000019 0000                      		nop			; Vector Addresses are 2 words apart
00001a 9518                      		reti			; Timer1 CompareA  Vector 
00001b 0000                      		nop			; Vector Addresses are 2 words apart
00001c 9518                      		reti			; Timer 1 CompareB  Vector 
                                 		;nop			; Vector Addresses are 2 words apart
                                 		;reti
00001d 0000                      		nop			; Timer 1 Overflow  Vector 
00001e 940c 0120                 		jmp interruptVector		; Timer 0 Compare  Vector 
                                 ;reti
000020 0000                      		nop			; Vector Addresses are 2 words apart
000021 9518                      		reti			; Timer 0 Overflow interrupt  Vector 
000022 0000                      		nop			; Vector Addresses are 2 words apart
000023 9518                      		reti			; SPI  Vector 
000024 0000                      		nop			; Vector Addresses are 2 words apart
000025 9518                      		reti			; UART Receive  Vector 
000026 0000                      		nop			; Vector Addresses are 2 words apart
000027 9518                      		reti			; UDR Empty  Vector 
000028 0000                      		nop			; Vector Addresses are 2 words apart
000029 9518                      		reti			; UART Transmit  Vector 
00002a 0000                      		nop			; Vector Addresses are 2 words apart
00002b 9518                      		reti			; ADC Conversion Complete Vector 
00002c 0000                      		nop			; Vector Addresses are 2 words apart
00002d 9518                      		reti			; EEPROM Ready Vector 
00002e 0000                      		nop			; Vector Addresses are 2 words apart
00002f 9518                      		reti			; Analog Comparator  Vector 
                                 
                                 .org		$0080			; start address well above interrupt table
                                 
                                 Init: 
                                 ;##### Stack Pointer Setup Code #####
                                 
000080 e00f                      	ldi r16, $0F		; Stack Pointer Setup to 0x0FFF
000081 bf0e                      	out SPH,r16			; Stack Pointer High Byte 
000082 ef0f                      	ldi r16, $FF		; Stack Pointer Setup 
000083 bf0d                      	out SPL,r16			; Stack Pointer Low Byte 
                                    
                                 ;###### RAMPZ Setup Code #####
                                 
                                 ;	lower memory page arithmetic
000084 e000                      	ldi  r16, $00		; 1 = EPLM acts on upper 64K
000085 bf0b                      	out RAMPZ, r16		; 0 = EPLM acts on lower 64K
                                    
                                 ;###### Sleep Mode And SRAM #####
                                 
                                 ;	Tell it we want read and write activity on RE WR
                                 /*	ldi r16, $C0		; Idle Mode - SE bit in MCUCR not set
                                 	out MCUCR, r16	*/	; External SRAM Enable Wait State Enabled
                                    
                                 ;##### Comparator Setup Code #####
                                 	;CHECKME
000086 e800                      	ldi r16,$80			; Comparator Disabled, Input Capture Disabled 
000087 b908                      	out ACSR, r16		; Comparator Settings
                                 
                                 ;##### Timer0 Setup Code #####
000088 e00f                      	ldi r16,$0F			; Timer 0 Setup
000089 bf03                      	out TCCR0, r16		; Timer - PRESCALE TCK0 BY 256
                                 						; (devide the 8 Mhz clock by 256)
                                 						; clear timer on OCR0 match
00008a ef0f                      	ldi r16,$FF			; load OCR0 with n=1024
00008b bf01                      	out OCR0,r16		; The counter will go every
                                                            ; n*256*125 nsec
                                 
                                 ;##### Interrupts setup #####
00008c e002                      	ldi r16, $02		; OCIE0
00008d bf07                      	out TIMSK, r16		; T0: Output compare match 
                                 
00008e 9478                      	sei
                                 
                                 .MACRO jeq
                                    brne pc+2
                                    rjmp @0
                                 .ENDMACRO
                                 .MACRO jne
                                    breq pc+2
                                    rjmp @0
                                 .ENDMACRO
                                 .MACRO jlo
                                    brsh pc+2
                                    rjmp @0
                                 .ENDMACRO
                                 .MACRO jge
                                 	brlo pc+2
                                 	rjmp @0
                                 .ENDMACRO
                                 .MACRO jlt
                                 	brge pc+2
                                 	rjmp @0
                                 .ENDMACRO
                                 
                                 .MACRO cge
                                 	brlo pc+3
                                 	call @0
                                 .ENDMACRO
                                 .MACRO ceq
                                    brne pc+3
                                    call @0
                                 .INCLUDE "LCDdriver.inc"
                                 
                                 #define LCD_DRIVER_INC
                                 ; REGISTER [0],[1] writes [1] to [0]
                                 .MACRO REGISTER
                                 	push r20
                                 	push r19
                                 	push r18
                                 	push r16
                                 	ldi r20, @0
                                 	ldi r19, @1
                                 	call writeRegister
                                 	pop r16
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 .MACRO REGISTERR
                                 	push r20
                                 	push r19
                                 	push r18
                                 	push r16
                                 	ldi r20, @0
                                 	mov r19, @1
                                 	rcall writeRegister
                                 	pop r16
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 ; WRITESTRING [0],[1] writes string [0] of length [1](reg)
                                 .MACRO WRITESTRING
                                 	push r20
                                 	push r19
                                 	push r18
                                 	mov r18, @1
                                 	ldi ZH, high(@0*2)
                                 	ldi ZL, low(@0*2)
                                 	rcall stringOut
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 ; WRITECHAR [0] writes character [0]
                                 .MACRO WRITECHAR
                                 	push r20
                                 	push r19
                                 	push r18
                                 	ldi r18, @0
                                 	rcall charOut
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 ; WRITECHARR [0] writes contents of register [0]
                                 .MACRO WRITECHARR
                                 	push r20
                                 	push r19
                                 	push r18
                                 	mov r18, @0
                                 	rcall charOut
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 ; WRITECSTRING [0],[1] writes string [0] of length [1](reg) using custom characters
                                 .MACRO WRITECSTRING
                                 	push r20
                                 	push r19
                                 	push r18
                                 	mov r18, @1
                                 ;	ldi r18, @1
                                 	ldi ZH, high(@0*2)
                                 	ldi ZL, low(@0*2)
                                 	rcall cStringOut
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 ; WRITECCHAR [0] writes custom character [0]
                                 .MACRO WRITECCHAR
                                 	push r20
                                 	push r19
                                 	push r18
                                 	ldi r18, @0
                                 	rcall cCharOut
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
                                 ; CREATECHAR [0],[1] creates a custom character given by bytetable [0] with char code [1]
                                 .MACRO CREATECHAR
                                 	push r20
                                 	push r19
                                 	push r18
                                 	ldi r19, @1
                                 	ldi ZH, high(@0*2)
                                 	ldi ZL, low(@0*2)
                                 	call addChar
                                 	pop r18
                                 	pop r19
                                 	pop r20
                                 .ENDMACRO
00008f 940c 00c9                 jmp LCDskip
                                 .INCLUDE "char.asm"
                                 
                                 #define chars
                                 al:
000091 0000
000092 0300
000093 090c
000094 6d11
000095 6083
000096 031c
000097 0000
000098 0000                      	.db 0b00000000, 0b00000000, 0b00000000, 0b00000011, 0b00001100, 0b00001001, 0b00010001, 0b01101101, 0b10000011, 0b01100000, 0b00011100, 0b00000011, 0b00000000, 0b00000000, 0b00000000, 0b00000000
                                 ar:
000099 0000
00009a c000
00009b f0f0
00009c f6f8
00009d 06c1
00009e c038
00009f 0000
0000a0 0000                      	.db 0b00000000, 0b00000000, 0b00000000, 0b11000000, 0b11110000, 0b11110000, 0b11111000, 0b11110110, 0b11000001, 0b00000110, 0b00111000, 0b11000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
                                 rl:
0000a1 0000
0000a2 0100
0000a3 0202
0000a4 0202
0000a5 0a06
0000a6 120b
0000a7 1b17
0000a8 0211                      	.db 0b00000000, 0b00000000, 0b00000000, 0b00000001, 0b00000010, 0b00000010, 0b00000010, 0b00000010, 0b00000110, 0b00001010, 0b00001011, 0b00010010, 0b00010111, 0b00011011, 0b00010001, 0b00000010
                                 rr:
0000a9 0000
0000aa 8000
0000ab 4040
0000ac 4040
0000ad 5060
0000ae 48d0
0000af 58e8
0000b0 4008                      	.db 0b00000000, 0b00000000, 0b00000000, 0b10000000, 0b01000000, 0b01000000, 0b01000000, 0b01000000, 0b01100000, 0b01010000, 0b11010000, 0b01001000, 0b11101000, 0b01011000, 0b00001000, 0b01000000
                                 pl:
0000b1 0300
0000b2 0303
0000b3 0303
0000b4 0f03
0000b5 7f1e
0000b6 5f5f
0000b7 7f5e
0000b8 0000                      	.db 0b00000000, 0b00000011, 0b00000011, 0b00000011, 0b00000011, 0b00000011, 0b00000011, 0b00001111, 0b00011110, 0b01111111, 0b01011111, 0b01011111, 0b01011110, 0b01111111, 0b00000000, 0b00000000
                                 pr:
0000b9 c000
0000ba 4040
0000bb 4040
0000bc 7040
0000bd ce58
0000be 0aca
0000bf fe0a
0000c0 0000                      	.db 0b00000000, 0b11000000, 0b01000000, 0b01000000, 0b01000000, 0b01000000, 0b01000000, 0b01110000, 0b01011000, 0b11001110, 0b11001010, 0b00001010, 0b00001010, 0b11111110, 0b00000000, 0b00000000
                                 bl:
0000c1 0000
0000c2 0000
0000c3 0000
0000c4 0000
0000c5 0000
0000c6 0000
0000c7 0000
0000c8 0000                      	.db 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
                                 #endif
                                 LCDskip:
                                 #endif
                                 
                                 ;###### LCD setup #####
                                 
0000c9 d54b                      rcall setupLCD
                                 /*REGISTER $2A, $00
                                 REGISTER $2B, $00
                                 REGISTER $2C, $00
                                 REGISTER $2D, $00*/
0000ca 934f
0000cb 933f
0000cc 932f
0000cd e030
0000ce e0f1
0000cf e4e2
0000d0 940e 0966
0000d2 912f
0000d3 913f
0000d4 914f                      CREATECHAR rl , $00
0000d5 934f
0000d6 933f
0000d7 932f
0000d8 e031
0000d9 e0f1
0000da e5e2
0000db 940e 0966
0000dd 912f
0000de 913f
0000df 914f                      CREATECHAR rr, $01
0000e0 934f
0000e1 933f
0000e2 932f
0000e3 e032
0000e4 e0f1
0000e5 e6e2
0000e6 940e 0966
0000e8 912f
0000e9 913f
0000ea 914f                      CREATECHAR pl, $02
0000eb 934f
0000ec 933f
0000ed 932f
0000ee e033
0000ef e0f1
0000f0 e7e2
0000f1 940e 0966
0000f3 912f
0000f4 913f
0000f5 914f                      CREATECHAR pr, $03
0000f6 934f
0000f7 933f
0000f8 932f
0000f9 e034
0000fa e0f1
0000fb e2e2
0000fc 940e 0966
0000fe 912f
0000ff 913f
000100 914f                      CREATECHAR al, $04
000101 934f
000102 933f
000103 932f
000104 e035
000105 e0f1
000106 e3e2
000107 940e 0966
000109 912f
00010a 913f
00010b 914f                      CREATECHAR ar, $05
00010c 934f
00010d 933f
00010e 932f
00010f e036
000110 e0f1
000111 e8e2
000112 940e 0966
000114 912f
000115 913f
000116 914f                      CREATECHAR bl, $06
000117 d4e3                      rcall clrLCD
                                 /*;Rocket:
                                 WRITECCHAR $00
                                 WRITECCHAR $01
                                 ;Player:
                                 WRITECCHAR $02
                                 WRITECCHAR $03
                                 ;Alien:
                                 WRITECCHAR $04
                                 WRITECCHAR $05
                                 */
                                 
                                 ;##############
                                 
000118 e090                      ldi writeFlag, 0
000119 e070                      ldi compFlag, 0
                                 
                                 ;##### The start of the program #####
                                 Main:
00011a d058                      	rcall initPpl
00011b d4df                      	rcall clrLCD
00011c d097                      	rcall menu
                                 play:
00011d e010                      	ldi r17, $00
00011e d243                      	rcall foeLoop
                                 	;rcall deathScreen
                                 
00011f cffa                      	rjmp Main
                                 
                                 ;##### Interrupt vector code #####
                                 
                                 interruptVector:
000120 b64f                      	in r4, SREG
000121 932f                       	push r18
000122 937f                      	push r23
000123 d4b4                      	rcall buttonRead
000124 2f82                      	mov shift, r18
000125 917f                      	pop r23
000126 912f                      	pop r18
000127 3074                      	cpi compFlag, 4
000128 f029                      	breq movLoop
000129 9573                      	inc compFlag
00012a be4f                      	out SREG, r4
00012b 9518                      	reti
                                 endP:
00012c be4f                      	out SREG, r4
00012d 9518                      	reti
                                 
                                 movLoop:
00012e fd90                      	sbrc writeFlag, 0
00012f f3e1                      	breq endP
000130 ff91                      	sbrs writeFlag, 1
000131 940e 0156                 	call clrRow
000133 fd91                      	sbrc writeFlag, 1
000134 940e 0163                 	call nastyHack
000136 7f9d                      	cbr writeFlag, (1<<1)
000137 e070                      	ldi compFlag, 0
000138 d002                      	rcall playerLoop
000139 be4f                      	out SREG, r4
00013a 9518                      	reti
                                 
                                 playerLoop:
00013b 3787                      	cpi shift, $77
00013c f029                      	breq movLeft
00013d 3b87                      	cpi shift, $B7
00013e f039                      	breq movRight
00013f 3d87                      	cpi shift, $D7
000140 f049                      	breq shoot
000141 9508                      	ret
                                 
                                 
                                 movLeft:
000142 3050                      	cpi playerPos, 0
000143 f009                      	breq movLend
000144 955a                      	dec playerPos
                                 movLend:
000145 9508                      	ret
                                 	
                                 movRight:
000146 315f                      	cpi playerPos, 31
000147 f009                      	breq movRend
000148 9553                      	inc playerPos
                                 movRend:
000149 9508                      	ret
                                 	
                                 
                                 shoot:
00014a 6092                      	sbr writeFlag, (1<<1)
00014b 6094                      	sbr writeFlag, (1<<2)
00014c 93ef                      	push r30
00014d 93ff                      	push r31
00014e 91e0 0161                 	lds ZL, sixL
000150 91f0 0160                 	lds ZH, sixH
000152 8350                      	st Z, playerPos
000153 91ff                      	pop r31
000154 91ef                      	pop r30
000155 9508                      	ret
                                 
                                 clrRow:
000156 930f                      	push r16
000157 93ef                      	push r30
000158 93ff                      	push r31
000159 e000                      	ldi r16, 0
00015a 91f0 0160                 	lds ZH, sixH
00015c 91e0 0161                 	lds ZL, sixL
00015e 8300                      	st Z, r16
00015f 91ff                      	pop r31
000160 91ef                      	pop r30
000161 910f                      	pop r16
000162 9508                      	ret
                                 
                                 nastyHack:
000163 3050                      	cpi playerPos, 0
000164 f009
000165 c00c                      	jne noNastyHack
000166 930f                      	push r16
000167 93ef                      	push r30
000168 93ff                      	push r31
000169 e001                      	ldi r16, 1
00016a 91e0 0161                 	lds ZL, sixL
00016c 91f0 0160                 	lds ZH, sixH
00016e 8300                      	st Z, r16
00016f 91ff                      	pop r31
000170 91ef                      	pop r30
000171 910f                      	pop r16
                                 noNastyHack:	
000172 9508                      	ret
                                 	
                                 
                                 ;##### Loops #####
                                 initPpl:
000173 e144                      	ldi foeLength, 20
000174 e02d                      	ldi loLength, 13
000175 e030                      	ldi roLength, 0
000176 e261                      	ldi blnkRowl, 33
000177 e050                      	ldi playerPos, 0
000178 e0f2                      	ldi ZH, HIGH(2*foe1)
000179 e0e0                      	ldi ZL, LOW(2*foe1)
00017a 2f04                      	mov r16, foeLength
00017b 940e 0554                 	call foeRow
00017d e0f2                      	ldi ZH, HIGH(2*foe2)
00017e e2e8                      	ldi ZL, LOW(2*foe2)
00017f 2f04                      	mov r16, foeLength
000180 940e 0554                 	call foeRow
000182 e0f2                      	ldi ZH, HIGH(2*foe3)
000183 e5e0                      	ldi ZL, LOW(2*foe3)
000184 2f04                      	mov r16, foeLength
000185 940e 0554                 	call foeRow
000187 e0f2                      	ldi ZH, HIGH(2*foe4)
000188 e7e8                      	ldi ZL, LOW(2*foe4)
000189 2f04                      	mov r16, foeLength
00018a 940e 0554                 	call foeRow
00018c e0f2                      	ldi ZH, HIGH(2*rockets)
00018d ebe0                      	ldi ZL, LOW(2*rockets)
00018e 93e0 0161                 	sts sixL, ZL
000190 93f0 0160                 	sts sixH, ZH
000192 940e 055f                 	call rocketRows
000194 e0d2                      	ldi YH, HIGH(2*foePoint)
000195 eac0                      	ldi YL, LOW(2*foePoint)
000196 e0f2                      	ldi ZH, HIGH(2*foe1)
000197 e0e0                      	ldi ZL, LOW(2*foe1)
000198 83e8                      	st Y, ZL
000199 9621                      	adiw Y, 1
00019a 83f8                      	st Y, ZH
00019b 9621                      	adiw Y, 1
00019c e0f2                      	ldi ZH, HIGH(2*foe2)
00019d e2e8                      	ldi ZL, LOW(2*foe2)
00019e 83e8                      	st Y, ZL
00019f 9621                      	adiw Y, 1
0001a0 83f8                      	st Y, ZH
0001a1 9621                      	adiw Y, 1
0001a2 e0f2                      	ldi ZH, HIGH(2*foe3)
0001a3 e5e0                      	ldi ZL, LOW(2*foe3)
0001a4 83e8                      	st Y, ZL
0001a5 9621                      	adiw Y, 1
0001a6 83f8                      	st Y, ZH
0001a7 9621                      	adiw Y, 1
0001a8 e0f2                      	ldi ZH, HIGH(2*foe4)
0001a9 e7e8                      	ldi ZL, LOW(2*foe4)
0001aa 83e8                      	st Y, ZL
0001ab 9621                      	adiw Y, 1
0001ac 83f8                      	st Y, ZH
0001ad 9621                      	adiw Y, 1
0001ae 9100 0162                 	lds r16, score
0001b0 e000                      	ldi r16, 0
0001b1 9300 0162                 	sts score, r16
                                 
0001b3 9508                      	ret
                                 
                                 menu:
                                 	;sbrc writeFlag, 0
                                 	;jeq menu1
                                 	;sbr writeFlag, (1<<0)	
0001b4 930f                      	push r16
0001b5 e000                      	ldi r16, 0
0001b6 7f9b                      	cbr writeFlag, (1<<2)
0001b7 779f                      	cbr writeFLag, (1<<7)
                                 menuLoop:
0001b8 d442                      	rcall clrLCD
0001b9 934f
0001ba 933f
0001bb 932f
0001bc 930f
0001bd e24a
0001be e030
0001bf 940e 0782
0001c1 910f
0001c2 912f
0001c3 913f
0001c4 914f                      	REGISTER $2A, $00
0001c5 934f
0001c6 933f
0001c7 932f
0001c8 930f
0001c9 e24b
0001ca e030
0001cb 940e 0782
0001cd 910f
0001ce 912f
0001cf 913f
0001d0 914f                      	REGISTER $2B, $00
0001d1 934f
0001d2 933f
0001d3 932f
0001d4 930f
0001d5 e24c
0001d6 e030
0001d7 940e 0782
0001d9 910f
0001da 912f
0001db 913f
0001dc 914f                      	REGISTER $2C, $00
0001dd 934f
0001de 933f
0001df 932f
0001e0 930f
0001e1 e24d
0001e2 e030
0001e3 940e 0782
0001e5 910f
0001e6 912f
0001e7 913f
0001e8 914f                      	REGISTER $2D, $00
0001e9 e201                      	ldi r16, 33
0001ea 934f
0001eb 933f
0001ec 932f
0001ed 2f20
0001ee e1f4
0001ef e8ec
0001f0 d5dc
0001f1 912f
0001f2 913f
0001f3 914f                      	WRITESTRING options, r16
0001f4 6091                      	sbr writeFlag, (1<<0)
0001f5 e000                      	ldi r16, 0
0001f6 9300 0162                 	sts score, r16
0001f8 940e 056b                 	call writePlayer
0001fa 940e 047a                 	call writeRockets
0001fc 7f9e                      	cbr writeFlag, (1<<0)
0001fd 940e 05c2                 	call BigDel
0001ff 6091                      	sbr writeFlag, (1<<0)
000200 3095                      	cpi writeFLag, 5
000201 f409
000202 c002                      	jeq menuComp
000203 940c 01b8                 	jmp menuLoop
                                 menuComp:
000205 9503                      	inc r16
000206 3006                      	cpi r16, 6
000207 f408
000208 cfaf                      	jlo menuLoop
000209 910f                      	pop r16
00020a 305a                      	cpi playerPos, 10
00020b f408
00020c cf10                      	jlo play
00020d 3155                      	cpi playerPos, 21
00020e f408
00020f c005                      	jlo extraInfo
000210 3251                      	cpi playerPos, 33
000211 f408
000212 c047                      	jlo undefined
000213 7f9e                      	cbr writeFlag, (1<<0)
                                 menu1:
000214 9508                      	ret
                                 
                                 extraInfo:
000215 934f
000216 933f
000217 932f
000218 930f
000219 e24a
00021a e030
00021b 940e 0782
00021d 910f
00021e 912f
00021f 913f
000220 914f                      	REGISTER $2A, $00
000221 934f
000222 933f
000223 932f
000224 930f
000225 e24b
000226 e030
000227 940e 0782
000229 910f
00022a 912f
00022b 913f
00022c 914f                      	REGISTER $2B, $00
00022d 934f
00022e 933f
00022f 932f
000230 930f
000231 e24c
000232 e030
000233 940e 0782
000235 910f
000236 912f
000237 913f
000238 914f                      	REGISTER $2C, $00
000239 934f
00023a 933f
00023b 932f
00023c 930f
00023d e24d
00023e e030
00023f 940e 0782
000241 910f
000242 912f
000243 913f
000244 914f                      	REGISTER $2D, $00
000245 eb0d                      	ldi r16, 189
000246 934f
000247 933f
000248 932f
000249 2f20
00024a e1f3
00024b e4ea
00024c d580
00024d 912f
00024e 913f
00024f 914f                      	WRITESTRING extra, r16
000250 940e 05cb                 	call BiglyDel
000252 940e 05cb                 	call BiglyDel
000254 940e 05cb                 	call BiglyDel
000256 940e 05cb                 	call BiglyDel
000258 940c 01b4                 	jmp menu
                                 
                                 undefined:
00025a 6890                      	sbr writeFlag, (1<<7)
00025b 940c 011d                 	jmp play
                                 
                                 modeSelect:
                                 
00025d 9508                      	ret
                                 
                                 deathScreen:
00025e 934f
00025f 933f
000260 932f
000261 930f
000262 e24a
000263 e030
000264 940e 0782
000266 910f
000267 912f
000268 913f
000269 914f                      	REGISTER $2A, $00
00026a 934f
00026b 933f
00026c 932f
00026d 930f
00026e e24b
00026f e030
000270 940e 0782
000272 910f
000273 912f
000274 913f
000275 914f                      	REGISTER $2B, $00
000276 934f
000277 933f
000278 932f
000279 930f
00027a e24c
00027b e030
00027c 940e 0782
00027e 910f
00027f 912f
000280 913f
000281 914f                      	REGISTER $2C, $00
000282 934f
000283 933f
000284 932f
000285 930f
000286 e24d
000287 e030
000288 940e 0782
00028a 910f
00028b 912f
00028c 913f
00028d 914f                      	REGISTER $2D, $00
                                 
00028e 930f                      	push r16
00028f e10a                      	ldi r16, 26
000290 934f
000291 933f
000292 932f
000293 2f20
000294 e1f4
000295 e2ec
000296 d536
000297 912f
000298 913f
000299 914f                      	WRITESTRING uDed, r16
00029a e00f                      	ldi r16, 15
00029b 934f
00029c 933f
00029d 932f
00029e 930f
00029f e24a
0002a0 e030
0002a1 940e 0782
0002a3 910f
0002a4 912f
0002a5 913f
0002a6 914f                      	REGISTER $2A, $00
0002a7 934f
0002a8 933f
0002a9 932f
0002aa 930f
0002ab e24b
0002ac e030
0002ad 940e 0782
0002af 910f
0002b0 912f
0002b1 913f
0002b2 914f                      	REGISTER $2B, $00
0002b3 934f
0002b4 933f
0002b5 932f
0002b6 930f
0002b7 e24c
0002b8 e33d
0002b9 940e 0782
0002bb 910f
0002bc 912f
0002bd 913f
0002be 914f                      	REGISTER $2C, $3D
0002bf 934f
0002c0 933f
0002c1 932f
0002c2 930f
0002c3 e24d
0002c4 e030
0002c5 940e 0782
0002c7 910f
0002c8 912f
0002c9 913f
0002ca 914f                      	REGISTER $2D, $00
0002cb 934f
0002cc 933f
0002cd 932f
0002ce 2f20
0002cf e1f4
0002d0 e7ec
0002d1 d4fb
0002d2 912f
0002d3 913f
0002d4 914f                      	WRITESTRING uScore, r16
0002d5 9100 0162                 	lds r16, score
0002d7 940e 0370                 	call scorePrint
0002d9 940e 05cb                 	call BiglyDel
0002db 940e 05cb                 	call BiglyDel
0002dd 910f                      	pop r16
0002de ce3b                      	rjmp Main
                                 
                                 winScreen:
0002df 934f
0002e0 933f
0002e1 932f
0002e2 930f
0002e3 e24a
0002e4 e030
0002e5 940e 0782
0002e7 910f
0002e8 912f
0002e9 913f
0002ea 914f                      	REGISTER $2A, $00
0002eb 934f
0002ec 933f
0002ed 932f
0002ee 930f
0002ef e24b
0002f0 e030
0002f1 940e 0782
0002f3 910f
0002f4 912f
0002f5 913f
0002f6 914f                      	REGISTER $2B, $00
0002f7 934f
0002f8 933f
0002f9 932f
0002fa 930f
0002fb e24c
0002fc e030
0002fd 940e 0782
0002ff 910f
000300 912f
000301 913f
000302 914f                      	REGISTER $2C, $00
000303 934f
000304 933f
000305 932f
000306 930f
000307 e24d
000308 e030
000309 940e 0782
00030b 910f
00030c 912f
00030d 913f
00030e 914f                      	REGISTER $2D, $00
00030f 940e 05fb                 	call clrLCD
000311 930f                      	push r16
000312 e306                      	ldi r16, 54
000313 934f
000314 933f
000315 932f
000316 2f20
000317 e1f4
000318 e4e6
000319 d4b3
00031a 912f
00031b 913f
00031c 914f                      	WRITESTRING uWin, r16
00031d e00f                      	ldi r16, 15
00031e 934f
00031f 933f
000320 932f
000321 930f
000322 e24a
000323 e030
000324 940e 0782
000326 910f
000327 912f
000328 913f
000329 914f                      	REGISTER $2A, $00
00032a 934f
00032b 933f
00032c 932f
00032d 930f
00032e e24b
00032f e030
000330 940e 0782
000332 910f
000333 912f
000334 913f
000335 914f                      	REGISTER $2B, $00
000336 934f
000337 933f
000338 932f
000339 930f
00033a e24c
00033b e73d
00033c 940e 0782
00033e 910f
00033f 912f
000340 913f
000341 914f                      	REGISTER $2C, $7D
000342 934f
000343 933f
000344 932f
000345 930f
000346 e24d
000347 e030
000348 940e 0782
00034a 910f
00034b 912f
00034c 913f
00034d 914f                      	REGISTER $2D, $00
00034e 934f
00034f 933f
000350 932f
000351 2f20
000352 e1f4
000353 e7ec
000354 d478
000355 912f
000356 913f
000357 914f                      	WRITESTRING uScore, r16
000358 9100 0162                 	lds r16, score
00035a 940e 0370                 	call scorePrint
00035c 940e 05cb                 	call BiglyDel
00035e 940e 05cb                 	call BiglyDel
000360 910f                      	pop r16
000361 cdb8                      	rjmp Main
                                 
                                 foeLoop:
000362 9513                      	inc r17
000363 9513                      	inc r17
                                 run1:
000364 d030                      	rcall screenUpdate
000365 952a                      	dec loLength
000366 9533                      	inc roLength
000367 3020                      	cpi loLength, $00
000368 f009                      	breq reverse
                                 
000369 cffa                      	rjmp run1
                                 
                                 
                                 reverse:
00036a d02a                      	rcall screenUpdate
00036b 953a                      	dec roLength
00036c 9523                      	inc loLength
00036d 3030                      	cpi roLength, $00
00036e f399                      	breq foeLoop
                                 
00036f cffa                      	rjmp reverse
                                 
                                 
                                 ;##### General routines #####
                                 scorePrint:
000370 930f                      	push r16
000371 931f                      	push r17
000372 2477                      	clr r7
000373 2488                      	clr r8
                                 calc10:			; count the number of tens
000374 e01a                      	ldi r17,$0A	; load r19 with 10
                                 loop10:
000375 1b01                      	sub r16,r17 ; Subtract 10 from the number (only 8 bits needed as <100)
000376 f422                      	brpl next10 ; still positive, keep going
000377 f031                      	breq calc1	; exactly divide by 10
000378 0f01                      	add r16,r17	; restore the remainder (less than 10, so 8 bit ok)
000379 940c 037e                 	jmp calc1
                                 next10:
00037b 9483                      	inc r8		; we were able to subtract 10 again, so increment r10
00037c 940c 0375                 	jmp loop10
                                 calc1:
00037e 2e70                      	mov r7,r16	;at this point r9 has 100s, r8 has 10s, and r7 has 1s
00037f e300                      	ldi r16, $30
000380 0e70                      	add r7, r16
000381 0e80                      	add r8, r16
000382 934f
000383 933f
000384 932f
000385 2d28
000386 d43e
000387 912f
000388 913f
000389 914f                      	WRITECHARR r8
00038a 934f
00038b 933f
00038c 932f
00038d 2d27
00038e d436
00038f 912f
000390 913f
000391 914f                      	WRITECHARR r7
000392 910f                      	pop r16
000393 911f                      	pop r17
000394 9508                      	ret
                                 
                                 
                                 screenUpdate:
000395 d265                      	rcall clrLCD
000396 934f
000397 933f
000398 932f
000399 930f
00039a e24a
00039b e030
00039c 940e 0782
00039e 910f
00039f 912f
0003a0 913f
0003a1 914f                      	REGISTER $2A, $00
0003a2 934f
0003a3 933f
0003a4 932f
0003a5 930f
0003a6 e24b
0003a7 e030
0003a8 940e 0782
0003aa 910f
0003ab 912f
0003ac 913f
0003ad 914f                      	REGISTER $2B, $00
0003ae 934f
0003af 933f
0003b0 932f
0003b1 930f
0003b2 e24c
0003b3 e030
0003b4 940e 0782
0003b6 910f
0003b7 912f
0003b8 913f
0003b9 914f                      	REGISTER $2C, $00
0003ba 934f
0003bb 933f
0003bc 932f
0003bd 930f
0003be e24d
0003bf e030
0003c0 940e 0782
0003c2 910f
0003c3 912f
0003c4 913f
0003c5 914f                      	REGISTER $2D, $00
0003c6 940e 03cb                 	call row1
0003c8 940e 0474                 	call esc
0003ca 9508                      	ret
                                 
                                 row1:
0003cb 3015                      	cpi r17, 5
0003cc f010
0003cd 940e 03ee                 	cge row2
0003cf 934f
0003d0 933f
0003d1 932f
0003d2 2f22
0003d3 e1f3
0003d4 e2ee
0003d5 d3f7
0003d6 912f
0003d7 913f
0003d8 914f                      	WRITESTRING lo, loLength
0003d9 934f
0003da 933f
0003db 932f
0003dc 2f24
0003dd e0f2
0003de e0e0
0003df d47c
0003e0 912f
0003e1 913f
0003e2 914f                      	WRITECSTRING foe1, foeLength
0003e3 934f
0003e4 933f
0003e5 932f
0003e6 2f23
0003e7 e1f3
0003e8 e3ec
0003e9 d3e3
0003ea 912f
0003eb 913f
0003ec 914f                      	WRITESTRING ro, roLength
0003ed 9508                      	ret
                                 
                                 row2:
0003ee 3019                      	cpi r17, 9
0003ef f010
0003f0 940e 0411                 	cge row3
0003f2 934f
0003f3 933f
0003f4 932f
0003f5 2f22
0003f6 e1f3
0003f7 e2ee
0003f8 d3d4
0003f9 912f
0003fa 913f
0003fb 914f                      	WRITESTRING lo, loLength
0003fc 934f
0003fd 933f
0003fe 932f
0003ff 2f24
000400 e0f2
000401 e2e8
000402 d459
000403 912f
000404 913f
000405 914f                      	WRITECSTRING foe2, foeLength
000406 934f
000407 933f
000408 932f
000409 2f23
00040a e1f3
00040b e3ec
00040c d3c0
00040d 912f
00040e 913f
00040f 914f                      	WRITESTRING ro, roLength
000410 9508                      	ret
                                 
                                 row3:
000411 301d                      	cpi r17, 13
000412 f010
000413 940e 0434                 	cge row4
000415 934f
000416 933f
000417 932f
000418 2f22
000419 e1f3
00041a e2ee
00041b d3b1
00041c 912f
00041d 913f
00041e 914f                      	WRITESTRING lo, loLength
00041f 934f
000420 933f
000421 932f
000422 2f24
000423 e0f2
000424 e5e0
000425 d436
000426 912f
000427 913f
000428 914f                      	WRITECSTRING foe3, foeLength
000429 934f
00042a 933f
00042b 932f
00042c 2f23
00042d e1f3
00042e e3ec
00042f d39d
000430 912f
000431 913f
000432 914f                      	WRITESTRING ro, roLength
000433 9508                      	ret
                                 
                                 row4:
000434 3111                      	cpi r17, 17
000435 f010
000436 940e 0457                 	cge row5
000438 934f
000439 933f
00043a 932f
00043b 2f22
00043c e1f3
00043d e2ee
00043e d38e
00043f 912f
000440 913f
000441 914f                      	WRITESTRING lo, loLength
000442 934f
000443 933f
000444 932f
000445 2f24
000446 e0f2
000447 e7e8
000448 d413
000449 912f
00044a 913f
00044b 914f                      	WRITECSTRING foe4, foeLength
00044c 934f
00044d 933f
00044e 932f
00044f 2f23
000450 e1f3
000451 e3ec
000452 d37a
000453 912f
000454 913f
000455 914f                      	WRITESTRING ro, roLength
000456 9508                      	ret
                                 
                                 row5:
000457 3115                      	cpi r17, 21
000458 f010
000459 940e 0466                 	cge row6
00045b 934f
00045c 933f
00045d 932f
00045e 2f26
00045f e1f4
000460 e0e8
000461 d36b
000462 912f
000463 913f
000464 914f                      	WRITESTRING blnkRow, blnkRowl
000465 9508                      	ret
                                 
                                 row6:
000466 3119                      	cpi r17, 25
000467 f008
000468 cdf5                      	jge deathScreen
000469 934f
00046a 933f
00046b 932f
00046c 2f26
00046d e1f4
00046e e0e8
00046f d35d
000470 912f
000471 913f
000472 914f                      	WRITESTRING blnkRow, blnkRowl
000473 9508                      	ret
                                 	
                                 esc:
000474 d0f6                      	rcall writePlayer
000475 d004                      	rcall writeRockets
000476 7f9e                      	cbr writeFlag, (1<<0)
000477 d14a                      	rcall BigDel
000478 6091                      	sbr writeFlag, (1<<0)
000479 9508                      	ret
                                 
                                 writeRockets:
00047a 930f                      	push r16
00047b 931f                      	push r17
00047c 936f                      	push r22
00047d 93af                      	push r26
00047e 93bf                      	push r27
00047f 93cf                      	push r28
000480 93df                      	push r29
000481 91f0 0160                 	lds ZH, sixH
000483 91e0 0161                 	lds ZL, sixL
000485 e4c0                      	ldi YL, $40
000486 e0d1                      	ldi YH, $01
000487 e060                      	ldi r22, 0 ;Times round - gives row of rocket
000488 951a                      	dec r17
000489 9516                      	lsr r17
00048a 9516                      	lsr r17
00048b 9513                      	inc r17
                                 rockLoop:
00048c 9563                      	inc r22
00048d 0f16                      	add r17, r22
00048e 934f
00048f 933f
000490 932f
000491 930f
000492 e24c
000493 2f3c
000494 d2ed
000495 910f
000496 912f
000497 913f
000498 914f                      	REGISTERR $2C, YL
000499 934f
00049a 933f
00049b 932f
00049c 930f
00049d e24d
00049e 2f3d
00049f d2e2
0004a0 910f
0004a1 912f
0004a2 913f
0004a3 914f                      	REGISTERR $2D, YH
0004a4 e1a8                      	ldi r26, 24
0004a5 8100                      	ld r16, Z
0004a6 3000                      	cpi r16, 0
0004a7 f409
0004a8 c02c                      	jeq rockInc
0004a9 9f0a                      	mul r16, r26
0004aa 2da0                      	mov r26, r0
0004ab 2db1                      	mov r27, r1
0004ac 934f
0004ad 933f
0004ae 932f
0004af 930f
0004b0 e24a
0004b1 2f3a
0004b2 d2cf
0004b3 910f
0004b4 912f
0004b5 913f
0004b6 914f                      	REGISTERR $2A, XL
0004b7 934f
0004b8 933f
0004b9 932f
0004ba 930f
0004bb e24b
0004bc 2f3b
0004bd d2c4
0004be 910f
0004bf 912f
0004c0 913f
0004c1 914f                      	REGISTERR $2B, XH
0004c2 3017                      	cpi r17, 7
0004c3 f008
0004c4 c02c                      	jge killThings
                                 rockOut:
0004c5 934f
0004c6 933f
0004c7 932f
0004c8 e020
0004c9 d313
0004ca 912f
0004cb 913f
0004cc 914f                      	WRITECCHAR $00
0004cd 934f
0004ce 933f
0004cf 932f
0004d0 e021
0004d1 d30b
0004d2 912f
0004d3 913f
0004d4 914f                      	WRITECCHAR $01
                                 
                                 rockInc:
0004d5 3066                      	cpi r22, 6
0004d6 f409
0004d7 c00d                      	jeq rockEnd
0004d8 97a0                      	sbiw Y, $20
0004d9 97a0                      	sbiw Y, $20
0004da 3be0                      	cpi ZL, LOW(2*rockets)
0004db f409
0004dc c004                      	jeq add5
0004dd 9731                      	sbiw Z, 1
0004de 1b16                      	sub r17, r22
0004df 940c 048c                 	jmp rockLoop
                                 add5:
0004e1 9635                      	adiw Z, 5
0004e2 1b16                      	sub r17, r22
0004e3 940c 048c                 	jmp rockLoop
                                 rockEnd:
0004e5 93e0 0161                 	sts sixL, ZL
0004e7 93f0 0160                 	sts sixH, ZH
0004e9 91df                      	pop r29
0004ea 91cf                      	pop r28
0004eb 91bf                      	pop r27
0004ec 91af                      	pop r26
0004ed 916f                      	pop r22
0004ee 911f                      	pop r17
0004ef 910f                      	pop r16 
0004f0 9508                      	ret
                                 
                                 killThings:
0004f1 301b                      	cpi r17, 11
0004f2 f008
0004f3 cfd1                      	jge rockOut
0004f4 1702                      	cp r16, loLength
0004f5 f408
0004f6 cfce                      	jlo rockOut
0004f7 5017                      	subi r17, 7
0004f8 0f11                      	lsl r17
                                 
                                 killComp:
0004f9 e0b2                      	ldi XH, HIGH(2*foePoint)
0004fa eaa0                      	ldi XL, LOW(2*foePoint)
0004fb 0fa1                      	add XL, r17
0004fc 93df                      	push r29
0004fd 93cf                      	push r28
0004fe 930f                      	push r16
0004ff e000                      	ldi r16, 0
000500 1fb0                      	adc r27, r16
000501 910f                      	pop r16
000502 91cd                      	ld YL, X+
000503 91dc                      	ld YH, X
000504 932f                      	push r18
000505 1b02                      	sub r16, loLength
000506 912f                      	pop r18
000507 3104                      	cpi r16, 20
000508 f018                      	brlo pc+4
000509 91cf                      	pop r28
00050a 91df                      	pop r29
00050b 940c 04c5                 	jmp rockOut
00050d 0fc0                      	add YL, r16
00050e 930f                      	push r16
00050f e000                      	ldi r16, 0
000510 1fd0                      	adc r29, r16
000511 910f                      	pop r16
000512 9621                      	adiw Y, 1
000513 933f                      	push r19
000514 8138                      	ld r19, Y
                                 
000515 3035                      	cpi r19, $05
000516 f411
000517 940e 0532                 	ceq delAbove
000519 3034                      	cpi r19, $04
00051a f411
00051b 940e 0543                 	ceq delRight
00051d 3036                      	cpi r19, $06
00051e f449                      	brne pc+10
00051f 913f                      	pop r19
000520 9516                      	lsr r17
000521 932f                      	push r18
000522 e027                      	ldi r18, 7
000523 0f12                      	add r17, r18
000524 912f                      	pop r18
000525 91cf                      	pop r28
000526 91df                      	pop r29
000527 cf9d                          rjmp rockOut
000528 913f                      	pop r19
000529 9516                      	lsr r17
00052a 932f                      	push r18
00052b e027                      	ldi r18, 7
00052c 0f12                      	add r17, r18
00052d 912f                      	pop r18
00052e 91cf                      	pop r28
00052f 91df                      	pop r29
000530 940c 04d5                 	jmp rockInc
                                 
                                 delAbove:
000532 930f                      	push r16
000533 e006                      	ldi r16, $06
000534 8308                      	st Y, r16
000535 9721                      	sbiw Y, 1
000536 8308                      	st Y, r16
000537 e000                      	ldi r16, 0
000538 8300                      	st Z, r16
000539 9100 0162                 	lds r16, score
00053b 9503                      	inc r16
00053c 9300 0162                 	sts score, r16
00053e 3208                      	cpi r16, 40
00053f f409
000540 cd9e                      	jeq winScreen
000541 910f                      	pop r16
000542 9508                      	ret
                                 
                                 delRight:
000543 930f                      	push r16
000544 e006                      	ldi r16, $06
000545 8308                      	st Y, r16
000546 9621                      	adiw Y, 1
000547 8308                      	st Y, r16
000548 e000                      	ldi r16, 0
000549 8300                      	st Z, r16
00054a 9100 0162                 	lds r16, score
00054c 9503                      	inc r16
00054d 9300 0162                 	sts score, r16
00054f 3208                      	cpi r16, 40
000550 f409
000551 cd8d                      	jeq winScreen
000552 910f                      	pop r16
000553 9508                      	ret
                                 
                                 	
                                 
                                 foeRow:
000554 931f                      	push r17
                                 foej:
000555 e014                      	ldi r17, $04
000556 9311                      	st Z+, r17
000557 e015                      	ldi r17, $05
000558 9311                      	st Z+, r17
000559 5002                      	subi r16, 2
00055a 3000                      	cpi r16, 0
00055b f009
00055c cff8                      	jne foej
00055d 911f                      	pop r17
00055e 9508                      	ret
                                 
                                 rocketRows:
00055f 930f                      	push r16
000560 931f                      	push r17
000561 e006                      	ldi r16, 6
                                 rowj:
000562 e010                      	ldi r17, $00
000563 9311                      	st Z+, r17
000564 5001                      	subi r16, 1
000565 3000                      	cpi r16, 0
000566 f009
000567 cffa                      	jne rowj
000568 911f                      	pop r17
000569 910f                      	pop r16
00056a 9508                      	ret
                                 
                                 writePlayer:
00056b 934f
00056c 933f
00056d 932f
00056e 930f
00056f e24c
000570 e830
000571 940e 0782
000573 910f
000574 912f
000575 913f
000576 914f                      	REGISTER $2C, $80
000577 934f
000578 933f
000579 932f
00057a 930f
00057b e24d
00057c e031
00057d 940e 0782
00057f 910f
000580 912f
000581 913f
000582 914f                      	REGISTER $2D, $01
000583 934f
000584 933f
000585 932f
000586 2f25
000587 e1f4
000588 e0e8
000589 d243
00058a 912f
00058b 913f
00058c 914f                      	WRITESTRING blnkRow, playerPos
00058d 934f
00058e 933f
00058f 932f
000590 e022
000591 d24b
000592 912f
000593 913f
000594 914f                      	WRITECCHAR $02
000595 934f
000596 933f
000597 932f
000598 e023
000599 d243
00059a 912f
00059b 913f
00059c 914f                      	WRITECCHAR $03
00059d 9508                      	ret
                                 
                                 .INCLUDE "delayRoutines.asm"
                                 
                                 
00059e 93af                      DEL15ms:push r26
00059f 93bf                      		push r27
0005a0 e4be                              ldi XH, HIGH(19997)
0005a1 e1ad                              ldi XL, LOW (19997)
                                 COUNT:  
0005a2 9711                              sbiw XL, 1
0005a3 f7f1                              brne COUNT
0005a4 91bf                      		pop r27
0005a5 91af                      		pop r26
0005a6 9508                              ret
                                 ;
                                 DEL4P1ms:
0005a7 93af                      		push r26
0005a8 93bf                      		push r27
0005a9 e1b5                              ldi XH, HIGH(5464)
0005aa e5a8                              ldi XL, LOW (5464)
                                 COUNT1:
0005ab 9711                              sbiw XL, 1
0005ac f7f1                              brne COUNT1
0005ad 91bf                      		pop r27
0005ae 91af                      		pop r26
0005af 9508                              ret 
                                 ;bigdel
                                 DEL100mus:
0005b0 93af                      		push r26
0005b1 93bf                      		push r27
0005b2 e0b0                              ldi XH, HIGH(131)
0005b3 e8a3                              ldi XL, LOW (131)
                                 COUNT2:
0005b4 9711                              sbiw XL, 1
0005b5 f7f1                              brne COUNT2
0005b6 91bf                      		pop r27
0005b7 91af                      		pop r26
0005b8 9508                              ret 
                                 ;
                                 DEL49ms:
0005b9 93af                      		push r26
0005ba 93bf                      		push r27
0005bb efbf                              ldi XH, HIGH(65535)
0005bc efaf                              ldi XL, LOW (65535)
                                 COUNT3:
0005bd 9711                              sbiw XL, 1
0005be f7f1                              brne COUNT3
0005bf 91bf                      		pop r27
0005c0 91af                      		pop r26
0005c1 9508                              ret
                                 
                                 BigDel:
0005c2 dff6                              rcall Del49ms
                                 #ifndef debugtime
0005c3 3890                      		cpi writeFlag, $80
0005c4 f008
0005c5 c004                      		jge delEnd
0005c6 dff2                              rcall Del49ms
0005c7 dff1                              rcall Del49ms
0005c8 dff0                      	    rcall Del49ms
0005c9 dfef                              rcall Del49ms
                                 #endif
0005ca 9508                      delEnd: ret
                                 ;
0005cb dff6                      BiglyDel:   rcall BigDel
0005cc dff5                      			rcall BigDel
0005cd dff4                      			rcall BigDel
0005ce dff3                      			rcall BigDel
0005cf dff2                      			rcall BigDel
0005d0 dff1                      			rcall BigDel
0005d1 dff0                      			rcall BigDel
0005d2 dfef                      			rcall BigDel
0005d3 dfee                      			rcall BigDel
0005d4 dfed                      			rcall BigDel
0005d5 dfec                      			rcall BigDel
0005d6 dfeb                      			rcall BigDel
                                 			
                                 .INCLUDE "buttons.asm"
0005d7 9508                      
0005d8 930f                      		push r16
0005d9 ef70                      		ldi r23, $F0
0005da e020                      		ldi r18, $00
0005db d007                      		rcall initE
0005dc b101                      		in r16, PINE
0005dd 0f20                      		add r18, r16
0005de d004                      		rcall initE
0005df b101                      		in r16, PINE
0005e0 0f20                      		add r18, r16
0005e1 910f                      		pop r16
0005e2 9508                      		ret
                                 
                                 initE:
0005e3 b973                      		out PORTE, r23
0005e4 9570                      		com R23
0005e5 b972                      		out DDRE, r23
0005e6 9508                      		ret
                                 .INCLUDE "LCDdriver.asm"
                                 
                                 
                                 #endif
                                 #ifndef dels
                                 #define dels
                                 DEL1ms:
0005e7 93af                      		push r26
0005e8 93bf                      		push r27
0005e9 e0b5                              ldi XH, HIGH(1330)
0005ea e3a2                              ldi XL, LOW (1330)
                                 COUNT001:
0005eb 9711                              sbiw XL, 1
0005ec f7f1                              brne COUNT001
0005ed 91bf                      		pop r27
0005ee 91af                      		pop r26
0005ef 9508                              ret 
                                 
                                 Del10ms:
0005f0 dff6                      		rcall DEL1ms
0005f1 dff5                      		rcall DEL1ms
0005f2 dff4                      		rcall DEL1ms
0005f3 dff3                      		rcall DEL1ms
0005f4 dff2                      		rcall DEL1ms
0005f5 dff1                      		rcall DEL1ms
0005f6 dff0                      		rcall DEL1ms
0005f7 dfef                      		rcall DEL1ms
0005f8 dfee                      		rcall DEL1ms
0005f9 dfed                      		rcall DEL1ms
0005fa 9508                      		ret
                                 #endif
                                 clrLCD:
0005fb 934f                      	push r20
0005fc 933f                      	push r19
0005fd 932f                      	push r18
0005fe 934f
0005ff 933f
000600 932f
000601 930f
000602 e84e
000603 e830
000604 940e 0782
000606 910f
000607 912f
000608 913f
000609 914f                      	REGISTER $8E, $80
00060a e84e                      	ldi r20, $8E
                                 clrLCDLoop:
00060b d17b                      	rcall writeCommand
00060c d1ad                      	rcall startPacket
00060d d187                      	rcall readData
00060e d1a0                      	rcall endPacket
00060f fd37                      	sbrc r19, 7
000610 cffa                      	rjmp clrLCDLoop
000611 912f                      	pop r18
000612 913f                      	pop r19
000613 914f                      	pop r20
000614 9508                      	ret
                                 
                                 
                                 
                                 setupLCD:
000615 e107                      	ldi r16,0b00010111 ; Pin 4 as output for reset
000616 bb07                      	out DDRB, r16 ; SS*, SCK, MOSI outputs
000617 e000                      	ldi r16, 0
000618 bb08                      	out PORTB, r16
000619 e50e                      	ldi r16, 0b01011110 ; set SPR0, CPHA, CPOL, MSTR, SPE (Interupts [7] disabled)
00061a b90d                      	out SPCR, r16
                                 
00061b e000                      	ldi r16, 0
00061c bb08                      	out PORTB, r16 ;reset low
00061d dfc9                      	rcall DEL1ms
00061e e100                      	ldi r16, 0b00010000 ;reset high
00061f bb08                      	out PORTB, r16
000620 dfcf                      	rcall Del10ms
                                 
                                 	; PLL Setup
000621 934f
000622 933f
000623 932f
000624 930f
000625 e848
000626 e03a
000627 940e 0782
000629 910f
00062a 912f
00062b 913f
00062c 914f                      	REGISTER $88, $0A
00062d dfb9                      	rcall DEL1ms
00062e 934f
00062f 933f
000630 932f
000631 930f
000632 e849
000633 e032
000634 940e 0782
000636 910f
000637 912f
000638 913f
000639 914f                      	REGISTER $89, $02
00063a dfac                      	rcall DEL1ms
                                 
00063b 934f
00063c 933f
00063d 932f
00063e 930f
00063f e140
000640 e030
000641 940e 0782
000643 910f
000644 912f
000645 913f
000646 914f                      	REGISTER $10, $00 ; 8-bit
                                 
000647 934f
000648 933f
000649 932f
00064a 930f
00064b e044
00064c e831
00064d 940e 0782
00064f 910f
000650 912f
000651 913f
000652 914f                      	REGISTER $04, $81 ; Pixel clock
000653 df93                      	rcall DEL1ms
                                 
                                 	; Horizonatal
000654 934f
000655 933f
000656 932f
000657 930f
000658 e144
000659 e633
00065a 940e 0782
00065c 910f
00065d 912f
00065e 913f
00065f 914f                      	REGISTER $14, $63
000660 934f
000661 933f
000662 932f
000663 930f
000664 e145
000665 e030
000666 940e 0782
000668 910f
000669 912f
00066a 913f
00066b 914f                      	REGISTER $15, $00
00066c 934f
00066d 933f
00066e 932f
00066f 930f
000670 e146
000671 e033
000672 940e 0782
000674 910f
000675 912f
000676 913f
000677 914f                      	REGISTER $16, $03
000678 934f
000679 933f
00067a 932f
00067b 930f
00067c e147
00067d e033
00067e 940e 0782
000680 910f
000681 912f
000682 913f
000683 914f                      	REGISTER $17, $03
000684 934f
000685 933f
000686 932f
000687 930f
000688 e148
000689 e03b
00068a 940e 0782
00068c 910f
00068d 912f
00068e 913f
00068f 914f                      	REGISTER $18, $0B
                                 
                                 	; Vertical
000690 934f
000691 933f
000692 932f
000693 930f
000694 e149
000695 ed3f
000696 940e 0782
000698 910f
000699 912f
00069a 913f
00069b 914f                      	REGISTER $19, $DF
00069c 934f
00069d 933f
00069e 932f
00069f 930f
0006a0 e14a
0006a1 e031
0006a2 940e 0782
0006a4 910f
0006a5 912f
0006a6 913f
0006a7 914f                      	REGISTER $1A, $01
0006a8 934f
0006a9 933f
0006aa 932f
0006ab 930f
0006ac e14b
0006ad e13f
0006ae 940e 0782
0006b0 910f
0006b1 912f
0006b2 913f
0006b3 914f                      	REGISTER $1B, $1F ;$20
0006b4 934f
0006b5 933f
0006b6 932f
0006b7 930f
0006b8 e14c
0006b9 e030
0006ba 940e 0782
0006bc 910f
0006bd 912f
0006be 913f
0006bf 914f                      	REGISTER $1C, $00
0006c0 934f
0006c1 933f
0006c2 932f
0006c3 930f
0006c4 e14d
0006c5 e136
0006c6 940e 0782
0006c8 910f
0006c9 912f
0006ca 913f
0006cb 914f                      	REGISTER $1D, $16
0006cc 934f
0006cd 933f
0006ce 932f
0006cf 930f
0006d0 e14e
0006d1 e030
0006d2 940e 0782
0006d4 910f
0006d5 912f
0006d6 913f
0006d7 914f                      	REGISTER $1E, $00
0006d8 934f
0006d9 933f
0006da 932f
0006db 930f
0006dc e14f
0006dd e031
0006de 940e 0782
0006e0 910f
0006e1 912f
0006e2 913f
0006e3 914f                      	REGISTER $1F, $01
                                 
                                 	; Active window
0006e4 934f
0006e5 933f
0006e6 932f
0006e7 930f
0006e8 e340
0006e9 e030
0006ea 940e 0782
0006ec 910f
0006ed 912f
0006ee 913f
0006ef 914f                      	REGISTER $30, $00
0006f0 934f
0006f1 933f
0006f2 932f
0006f3 930f
0006f4 e341
0006f5 e030
0006f6 940e 0782
0006f8 910f
0006f9 912f
0006fa 913f
0006fb 914f                      	REGISTER $31, $00
0006fc 934f
0006fd 933f
0006fe 932f
0006ff 930f
000700 e344
000701 e13f
000702 940e 0782
000704 910f
000705 912f
000706 913f
000707 914f                      	REGISTER $34, $1F
000708 934f
000709 933f
00070a 932f
00070b 930f
00070c e345
00070d e033
00070e 940e 0782
000710 910f
000711 912f
000712 913f
000713 914f                      	REGISTER $35, $03
000714 934f
000715 933f
000716 932f
000717 930f
000718 e342
000719 e030
00071a 940e 0782
00071c 910f
00071d 912f
00071e 913f
00071f 914f                      	REGISTER $32, $00
000720 934f
000721 933f
000722 932f
000723 930f
000724 e343
000725 e030
000726 940e 0782
000728 910f
000729 912f
00072a 913f
00072b 914f                      	REGISTER $33, $00
00072c 934f
00072d 933f
00072e 932f
00072f 930f
000730 e346
000731 ed3f
000732 940e 0782
000734 910f
000735 912f
000736 913f
000737 914f                      	REGISTER $36, $DF
000738 934f
000739 933f
00073a 932f
00073b 930f
00073c e347
00073d e031
00073e 940e 0782
000740 910f
000741 912f
000742 913f
000743 914f                      	REGISTER $37, $01
                                 
000744 934f
000745 933f
000746 932f
000747 930f
000748 e84e
000749 e830
00074a 940e 0782
00074c 910f
00074d 912f
00074e 913f
00074f 914f                      	REGISTER $8E, $80
000750 de9f                      	rcall Del10ms
                                 
                                 	; Display on
000751 934f
000752 933f
000753 932f
000754 930f
000755 e041
000756 e830
000757 940e 0782
000759 910f
00075a 912f
00075b 913f
00075c 914f                      	REGISTER $01, $80
00075d 934f
00075e 933f
00075f 932f
000760 930f
000761 ec47
000762 e031
000763 940e 0782
000765 910f
000766 912f
000767 913f
000768 914f                      	REGISTER $C7, $01
                                 
                                 	; PWM Backlight
000769 934f
00076a 933f
00076b 932f
00076c 930f
00076d e84a
00076e e83a
00076f 940e 0782
000771 910f
000772 912f
000773 913f
000774 914f                      	REGISTER $8A, $8A
000775 934f
000776 933f
000777 932f
000778 930f
000779 e84b
00077a ef3f
00077b 940e 0782
00077d 910f
00077e 912f
00077f 913f
000780 914f                      	REGISTER $8B, $FF
                                 
                                 	
000781 9508                      	ret
                                 
                                 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 ;write [r19] into register [r20]
                                 writeRegister:
000782 d004                      	rcall writeCommand
000783 d036                      	rcall startPacket
000784 d00a                      	rcall writeData
000785 d029                      	rcall endPacket
000786 9508                      	ret
                                 
                                 ; Write command [r20]
                                 writeCommand:
000787 d032                      	rcall startPacket
000788 e800                      	ldi r16, $80
000789 b90f                      	out SPDR, r16
00078a d021                      	rcall waitTransmit
00078b b94f                      	out SPDR, r20
00078c d01f                      	rcall waitTransmit
00078d d021                      	rcall endPacket
00078e 9508                      	ret
                                 
                                 ; Write byte [r19] as data (no packet control)
                                 writeData:
00078f e000                      	ldi r16, 0
000790 b90f                      	out SPDR, r16
000791 d01a                      	rcall waitTransmit
000792 b93f                      	out SPDR, r19
000793 d018                      	rcall waitTransmit
000794 9508                      	ret
                                 
                                 ; read a byte into [r19] (no packet control)
                                 readData:
000795 e400                      	ldi r16, $40
000796 b90f                      	out SPDR, r16
000797 d014                      	rcall waitTransmit
                                 	;sbi SPSR, SPIF
000798 e000                      	ldi r16, $00
000799 b90f                      	out SPDR, r16
00079a d011                      	rcall waitTransmit
00079b b13f                      	in r19, SPDR
00079c 9508                      	ret
                                 
                                 
                                 ; Read register [r20] into [r19]
                                 readRegister:
00079d dfe9                      	rcall writeCommand
00079e d01b                      	rcall startPacket
00079f dff5                      	rcall readData
0007a0 d00e                      	rcall endPacket
0007a1 9508                      	ret
                                 	
                                 readStatus:
0007a2 d017                      	rcall startPacket
0007a3 ec00                      	ldi r16, 0b11000000
0007a4 b90f                      	out SPDR, r16
0007a5 d006                      	rcall waitTransmit
0007a6 e000                      	ldi r16, $00
0007a7 b90f                      	out SPDR, r16
0007a8 d003                      	rcall waitTransmit
0007a9 b13f                      	in r19, SPDR
0007aa d004                      	rcall endPacket
0007ab 9508                      	ret
                                 
                                 
                                 waitTransmit:
0007ac 9b77                      	sbis SPSR, SPIF
0007ad cffe                      	rjmp waitTransmit
0007ae 9508                      	ret
                                 
                                 endPacket:
0007af e101                      	ldi r16, 0b00010001
0007b0 bb08                      	out PORTB, r16 ; End packet
0007b1 0000
0007b2 0000
0007b3 0000
0007b4 0000                      	nop nop nop nop
0007b5 0000
0007b6 0000
0007b7 0000
0007b8 0000                      	nop nop nop nop
0007b9 9508                      	ret
                                 
                                 startPacket:
0007ba e100                      	ldi r16, 0b00010000
0007bb bb08                      	out PORTB, r16 ; Start packet
0007bc 0000
0007bd 0000
0007be 0000
0007bf 0000                      	nop nop nop nop
0007c0 0000
0007c1 0000
0007c2 0000
0007c3 0000                      	nop nop nop nop
0007c4 9508                      	ret
                                 
                                 ; Write char [r18] to screen
                                 charOut:
0007c5 d11d                      	rcall initTextOut_
0007c6 e042                      	ldi r20, $02
0007c7 dfbf                      	rcall writeCommand
0007c8 dff1                      	rcall startPacket
0007c9 2f32                      	mov r19, r18
0007ca dfc4                      	rcall writeData
0007cb dfe3                      	rcall endPacket
0007cc 9508                      	ret
                                 
                                 stringOut:
0007cd d115                      	rcall initTextOut_
0007ce e042                      	ldi r20, $02
0007cf dfb7                      	rcall writeCommand
0007d0 dfe9                      	rcall startPacket
0007d1 e000                      	ldi r16, 0
0007d2 b90f                      	out SPDR, r16
0007d3 dfd8                      	rcall waitTransmit
                                 stringLoop_:
0007d4 3020                      	cpi r18, $00
0007d5 f029                      	breq stringEnd_
0007d6 9135                      	lpm r19, Z+
0007d7 b93f                      	out SPDR, r19
0007d8 dfd3                      	rcall waitTransmit
0007d9 952a                      	dec r18
0007da cff9                      	rjmp stringLoop_
                                 stringEnd_:
0007db dfd3                      	rcall endPacket
0007dc 9508                      	ret
                                 
                                 cCharOut:
0007dd 934f
0007de 933f
0007df 932f
0007e0 930f
0007e1 e440
0007e2 e830
0007e3 940e 0782
0007e5 910f
0007e6 912f
0007e7 913f
0007e8 914f                      	REGISTER $40, $80
0007e9 934f
0007ea 933f
0007eb 932f
0007ec 930f
0007ed e441
0007ee e030
0007ef 940e 0782
0007f1 910f
0007f2 912f
0007f3 913f
0007f4 914f                      	REGISTER $41, $00
0007f5 934f
0007f6 933f
0007f7 932f
0007f8 930f
0007f9 e640
0007fa e030
0007fb 940e 0782
0007fd 910f
0007fe 912f
0007ff 913f
000800 914f                      	REGISTER $60, 0
000801 934f
000802 933f
000803 932f
000804 930f
000805 e641
000806 e030
000807 940e 0782
000809 910f
00080a 912f
00080b 913f
00080c 914f                      	REGISTER $61, 0
00080d 934f
00080e 933f
00080f 932f
000810 930f
000811 e642
000812 e030
000813 940e 0782
000815 910f
000816 912f
000817 913f
000818 914f                      	REGISTER $62, 0
000819 934f
00081a 933f
00081b 932f
00081c 930f
00081d e643
00081e e030
00081f 940e 0782
000821 910f
000822 912f
000823 913f
000824 914f                      	REGISTER $63, 0
000825 934f
000826 933f
000827 932f
000828 930f
000829 e644
00082a e037
00082b 940e 0782
00082d 910f
00082e 912f
00082f 913f
000830 914f                      	REGISTER $64, 7
000831 934f
000832 933f
000833 932f
000834 930f
000835 e645
000836 e030
000837 940e 0782
000839 910f
00083a 912f
00083b 913f
00083c 914f                      	REGISTER $65, 0
00083d 934f
00083e 933f
00083f 932f
000840 930f
000841 e241
000842 ea30
000843 940e 0782
000845 910f
000846 912f
000847 913f
000848 914f                      	REGISTER $21, 0b10100000
000849 934f
00084a 933f
00084b 932f
00084c 930f
00084d e242
00084e e03b
00084f 940e 0782
000851 910f
000852 912f
000853 913f
000854 914f                      	REGISTER $22, 0b00001011
000855 e042                      	ldi r20, $02
000856 df30                      	rcall writeCommand
000857 df62                      	rcall startPacket
000858 2f32                      	mov r19, r18
000859 df35                      	rcall writeData
00085a df54                      	rcall endPacket
00085b 9508                      	ret
                                 
                                 cStringOut:
00085c 934f
00085d 933f
00085e 932f
00085f 930f
000860 e440
000861 e830
000862 940e 0782
000864 910f
000865 912f
000866 913f
000867 914f                      	REGISTER $40, $80
000868 934f
000869 933f
00086a 932f
00086b 930f
00086c e441
00086d e030
00086e 940e 0782
000870 910f
000871 912f
000872 913f
000873 914f                      	REGISTER $41, $00
000874 934f
000875 933f
000876 932f
000877 930f
000878 e640
000879 e030
00087a 940e 0782
00087c 910f
00087d 912f
00087e 913f
00087f 914f                      	REGISTER $60, 0
000880 934f
000881 933f
000882 932f
000883 930f
000884 e641
000885 e030
000886 940e 0782
000888 910f
000889 912f
00088a 913f
00088b 914f                      	REGISTER $61, 0
00088c 934f
00088d 933f
00088e 932f
00088f 930f
000890 e642
000891 e030
000892 940e 0782
000894 910f
000895 912f
000896 913f
000897 914f                      	REGISTER $62, 0
000898 934f
000899 933f
00089a 932f
00089b 930f
00089c e643
00089d e030
00089e 940e 0782
0008a0 910f
0008a1 912f
0008a2 913f
0008a3 914f                      	REGISTER $63, 0
0008a4 934f
0008a5 933f
0008a6 932f
0008a7 930f
0008a8 e644
0008a9 e037
0008aa 940e 0782
0008ac 910f
0008ad 912f
0008ae 913f
0008af 914f                      	REGISTER $64, 7
0008b0 934f
0008b1 933f
0008b2 932f
0008b3 930f
0008b4 e645
0008b5 e030
0008b6 940e 0782
0008b8 910f
0008b9 912f
0008ba 913f
0008bb 914f                      	REGISTER $65, 0
0008bc 934f
0008bd 933f
0008be 932f
0008bf 930f
0008c0 e241
0008c1 ea30
0008c2 940e 0782
0008c4 910f
0008c5 912f
0008c6 913f
0008c7 914f                      	REGISTER $21, 0b10100000
0008c8 934f
0008c9 933f
0008ca 932f
0008cb 930f
0008cc e242
0008cd e03b
0008ce 940e 0782
0008d0 910f
0008d1 912f
0008d2 913f
0008d3 914f                      	REGISTER $22, 0b00001011
                                 /*	ldi r20, $02
                                 	rcall writeCommand
                                 	rcall startPacket
                                 	rcall readData
                                 	rcall endPacket
                                 	sbr r19, 7
                                 	rcall writeCommand
                                 	rcall startPacket
                                 	rcall writeData
                                 	rcall endPacket*/
0008d4 e042                      	ldi r20, $02
0008d5 deb1                      	rcall writeCommand
0008d6 dee3                      	rcall startPacket
0008d7 e030                      	ldi r19, 0
0008d8 b93f                      	out SPDR, r19
0008d9 ded2                      	rcall waitTransmit
                                 cStringLoop_:
0008da 3020                      	cpi r18, $00
0008db f029                      	breq cStringEnd_
0008dc 9131                      	ld r19, Z+
                                 	;lpm r19, Z+
0008dd b93f                      	out SPDR, r19
0008de decd                      	rcall waitTransmit
0008df 952a                      	dec r18
0008e0 cff9                      	rjmp cStringLoop_
                                 cStringEnd_:
0008e1 decd                      	rcall endPacket
0008e2 9508                      	ret
                                 
                                 initTextOut_:
0008e3 e440                      	ldi r20, $40
0008e4 dea2                      	rcall writeCommand
0008e5 ded4                      	rcall startPacket
0008e6 deae                      	rcall readData
0008e7 dec7                      	rcall endPacket
0008e8 de9e                      	rcall writeCommand
0008e9 6830                      	ori r19, $80
0008ea decf                      	rcall startPacket
0008eb dea3                      	rcall writeData
0008ec dec2                      	rcall endPacket
0008ed 934f
0008ee 933f
0008ef 932f
0008f0 930f
0008f1 e241
0008f2 e030
0008f3 940e 0782
0008f5 910f
0008f6 912f
0008f7 913f
0008f8 914f                      	REGISTER $21, $00
                                 /*	ldi r20, $21
                                 	rcall writeCommand
                                 	rcall startPacket
                                 	rcall readData
                                 	rcall endPacket
                                 	cbr r19, 7
                                 	cbr r19, 5
                                 	rcall writeCommand
                                 	rcall startPacket
                                 	rcall writeData
                                 	rcall endPacket*/
0008f9 934f
0008fa 933f
0008fb 932f
0008fc 930f
0008fd e640
0008fe e030
0008ff 940e 0782
000901 910f
000902 912f
000903 913f
000904 914f                      	REGISTER $60, 0
000905 934f
000906 933f
000907 932f
000908 930f
000909 e641
00090a e030
00090b 940e 0782
00090d 910f
00090e 912f
00090f 913f
000910 914f                      	REGISTER $61, 0
000911 934f
000912 933f
000913 932f
000914 930f
000915 e642
000916 e030
000917 940e 0782
000919 910f
00091a 912f
00091b 913f
00091c 914f                      	REGISTER $62, 0
00091d 934f
00091e 933f
00091f 932f
000920 930f
000921 e643
000922 e030
000923 940e 0782
000925 910f
000926 912f
000927 913f
000928 914f                      	REGISTER $63, 0
000929 934f
00092a 933f
00092b 932f
00092c 930f
00092d e644
00092e e037
00092f 940e 0782
000931 910f
000932 912f
000933 913f
000934 914f                      	REGISTER $64, 7
000935 934f
000936 933f
000937 932f
000938 930f
000939 e645
00093a e030
00093b 940e 0782
00093d 910f
00093e 912f
00093f 913f
000940 914f                      	REGISTER $65, 0
000941 934f
000942 933f
000943 932f
000944 930f
000945 e242
000946 e03b
000947 940e 0782
000949 910f
00094a 912f
00094b 913f
00094c 914f                      	REGISTER $22, 0b00001011
00094d 934f
00094e 933f
00094f 932f
000950 930f
000951 e441
000952 e030
000953 940e 0782
000955 910f
000956 912f
000957 913f
000958 914f                      	REGISTER $41, 0
000959 934f
00095a 933f
00095b 932f
00095c 930f
00095d e24e
00095e e030
00095f 940e 0782
000961 910f
000962 912f
000963 913f
000964 914f                      	REGISTER $2E, 0
                                 	;cursor
                                 	;REGISTER $2A, $00
                                 	;REGISTER $2B, $00
                                 	;REGISTER $2C, $00
                                 	;REGISTER $2D, $00
000965 9508                      	ret
                                 
                                 
                                 addChar:
000966 933f                      	push r19
                                 /*	ldi r20, $40
                                 	rcall writeCommand
                                 	rcall startPacket
                                 	rcall readData
                                 	rcall endPacket
                                 	rcall writeCommand
                                 	cbr r19, 7
                                 	rcall startPacket
                                 	rcall writeData
                                 	rcall endPacket*/
000967 934f
000968 933f
000969 932f
00096a 930f
00096b e440
00096c e030
00096d 940e 0782
00096f 910f
000970 912f
000971 913f
000972 914f                      	REGISTER $40, 0
000973 934f
000974 933f
000975 932f
000976 930f
000977 e241
000978 e030
000979 940e 0782
00097b 910f
00097c 912f
00097d 913f
00097e 914f                      	REGISTER $21, 0
00097f 934f
000980 933f
000981 932f
000982 930f
000983 e441
000984 e034
000985 940e 0782
000987 910f
000988 912f
000989 913f
00098a 914f                      	REGISTER $41, 0b000000100
00098b e243                      	ldi r20, $23
00098c 913f                      	pop r19
00098d ddf4                      	rcall writeRegister
00098e e042                      	ldi r20, $02
00098f ddf7                      	rcall writeCommand
000990 e120                      	ldi r18, 16
000991 de28                      	rcall startPacket
000992 e000                      	ldi r16, 0
000993 b90f                      	out SPDR, r16
000994 de17                      	rcall waitTransmit
000995 de3e                      	rcall stringLoop_
000996 9508                      	ret
                                 
                                 .INCLUDE "variablesAndByteTables.asm"
                                 
000997 2020
000998 2020
000999 2020
00099a 2020
00099b 2020
00099c 2020
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm(2): warning: .cseg .db misalignment - padding zero byte
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm' included form here
00099d 0020                      .db $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20
                                 
                                 ro:
00099e 2020
00099f 2020
0009a0 2020
0009a1 2020
0009a2 2020
0009a3 2020
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm(5): warning: .cseg .db misalignment - padding zero byte
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm' included form here
0009a4 0020                      .db $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20
                                 
                                 extra:
0009a5 6854
0009a6 6e61
0009a7 206b
0009a8 6f79
0009a9 2075
0009aa 6f66
0009ab 2072
0009ac 6c70
0009ad 7961
0009ae 6e69
0009af 2067
0009b0 7053
0009b1 6361
0009b2 2065
0009b3 2020
0009b4 2020
0009b5 4920
0009b6 766e
0009b7 6461
0009b8 7265
0009b9 2173
0009ba 5420
0009bb 6568
0009bc 6420
0009bd 7665
0009be 6c65
0009bf 706f
0009c0 7265
0009c1 2073
0009c2 6f77
0009c3 6c75
0009c4 2064
0009c5 2020
0009c6 696c
0009c7 656b
0009c8 7920
0009c9 756f
0009ca 7420
0009cb 206f
0009cc 6f6e
0009cd 6574
0009ce 7420
0009cf 6168
0009d0 2074
0009d1 6e61
0009d2 2079
0009d3 2020
0009d4 2020
0009d5 2020
0009d6 2720
0009d7 6e75
0009d8 7865
0009d9 6570
0009da 7463
0009db 6465
0009dc 2027
0009dd 6562
0009de 6168
0009df 6976
0009e0 756f
0009e1 7372
0009e2 7920
0009e3 756f
0009e4 2020
0009e5 2020
0009e6 2020
0009e7 6e65
0009e8 6f63
0009e9 6e75
0009ea 6574
0009eb 2072
0009ec 7261
0009ed 2065
0009ee 6e69
0009ef 6620
0009f0 6361
0009f1 2074
0009f2 6145
0009f3 7473
0009f4 7265
0009f5 6520
0009f6 6767
0009f7 2073
0009f8 6828
0009f9 7474
0009fa 3a70
0009fb 2f2f
0009fc 6962
0009fd 2e74
0009fe 796c
0009ff 312f
000a00 7a6c
000a01 526f
000a02 765a
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm(8): warning: .cseg .db misalignment - padding zero byte
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm' included form here
000a03 0029                      .db "Thank you for playing Space      Invaders! The developers would   like you to note that any        'unexpected' behaviours you      encounter are in fact Easter eggs (http://bit.ly/1lzoRZv)"
                                 
                                 
                                 .dseg
                                 foe1:
000100                           .byte 20
                                 
                                 foe2:
000114                           .byte 20
                                 
                                 foe3:
000128                           .byte 20
                                 
                                 foe4:
00013c                           .byte 20
                                 
                                 foePoint:
000150                           .byte 8
                                 
000158                           rockets: .byte 8
                                 /*rockets2: .byte 1
                                 rockets3: .byte 1
                                 rockets4: .byte 1
                                 rockets5: .byte 1
                                 rockets6: .byte 1*/
000160                           sixH: .byte 1
000161                           sixL: .byte 1
000162                           score: .byte 1
                                 .cseg 
                                 blnkRow:
000a04 2020
000a05 2020
000a06 2020
000a07 2020
000a08 2020
000a09 2020
000a0a 2020
000a0b 2020
000a0c 2020
000a0d 2020
000a0e 2020
000a0f 2020
000a10 2020
000a11 2020
000a12 2020
000a13 2020
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm(38): warning: .cseg .db misalignment - padding zero byte
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm' included form here
000a14 0020                      .db $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20, $20
                                 
                                 rocket:
000a15 0100                      .db $00, $01
                                 
                                 uDed:
000a16 6f43
000a17 676e
000a18 6172
000a19 7574
000a1a 616c
000a1b 6974
000a1c 6e6f
000a1d 2173
000a1e 5920
000a1f 756f
000a20 6420
000a21 6569
000a22 2e64                      .db "Congratulations! You died."
                                 
                                 uWin:
000a23 6f43
000a24 676e
000a25 6172
000a26 7574
000a27 616c
000a28 6974
000a29 6e6f
000a2a 2173
000a2b 5920
000a2c 756f
000a2d 7720
000a2e 6e6f
000a2f 202e
000a30 6157
000a31 6e73
000a32 7427
000a33 7420
000a34 6168
000a35 2074
000a36 2061
000a37 6177
000a38 7473
000a39 2065
000a3a 666f
000a3b 7420
000a3c 6d69
000a3d 3f65                      .db "Congratulations! You won. Wasn't that a waste of time?"
                                 
                                 uScore:
000a3e 6f59
000a3f 7275
000a40 7320
000a41 6f63
000a42 6572
000a43 6920
000a44 3a73
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm(50): warning: .cseg .db misalignment - padding zero byte
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm' included form here
000a45 0020                      .db "Your score is: "
                                 
                                 options:
000a46 6c50
000a47 7961
000a48 4720
000a49 6d61
000a4a 2065
000a4b 457c
000a4c 7478
000a4d 6172
000a4e 4920
000a4f 666e
000a50 7c6f
000a51 5520
000a52 646e
000a53 6665
000a54 6e69
000a55 6465
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm(53): warning: .cseg .db misalignment - padding zero byte
H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\mainNew.asm(624): 'H:\3rd year lab\Microprocessors\spaceInvaders\spaceInvaders\variablesAndByteTables.asm' included form here
000a56 0020                      .db "Play Game |Extra Info| Undefined "
                                 
                                 .def loLength = r18
                                 .def roLength = r19
                                 .def foeLength = r20
                                 .def playerPos = r21
                                 .def blnkRowl = r22
                                 .def compFlag = r23
                                 .def shift = r24


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   2 y  :  26 z  :  13 r0 :   1 r1 :   1 r2 :   0 r3 :   0 r4 :   4 
r5 :   0 r6 :   0 r7 :   4 r8 :   4 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 338 r17:  42 r18: 324 r19: 398 r20: 379 
r21:  11 r22:  11 r23:  10 r24:   4 r25:  18 r26:  28 r27:  21 r28:  11 
r29:  11 r30:  54 r31:  53 
Registers used: 24 out of 35 (68.6%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :  10 adiw  :  11 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  15 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  10 brlt  :   0 brmi  :   0 
brne  :  14 brpl  :   1 brsh  :   5 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  : 130 cbi   :   0 cbr   :   6 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   1 cpc   :   0 
cpi   :  36 cpse  :   0 dec   :   6 elpm  :   0 eor   :   0 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 inc   :  12 
jmp   :  12 ld    :   5 ldd   :   0 ldi   : 361 lds   :  13 lpm   :   1 
lsl   :   1 lsr   :   4 mov   :  37 movw  :   0 mul   :   1 muls  :   0 
mulsu :   0 neg   :   0 nop   :  38 or    :   0 ori   :   1 out   :  32 
pop   : 545 push  : 540 rcall : 138 ret   :  51 reti  :  25 rjmp  :  28 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 
sbis  :   1 sbiw  :   9 sbr   :   6 sbrc  :   3 sbrs  :   1 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  20 std   :   0 
sts   :   8 sub   :   4 subi  :   3 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 45 out of 114 (39.5%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0014ae   4638    496   5134  131072   3.9%
[.dseg] 0x000100 0x000163      0     99     99    4096   2.4%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 6 warnings
