strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f20926e7450>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f20926e7350>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"32:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2092358d50>",
		fillcolor=firebrick,
		label="32:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2092358d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"32:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f209268ecd0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20926fd610>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20926f2250>",
		fillcolor=firebrick,
		label="16:NS
present_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20926f2250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_14:AL"	[def_var="['present_state']",
		label="Leaf_14:AL"];
	"16:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f20926e7150>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f20926e7550>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:CA" -> "22:BL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f209276a110>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f209268e290>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2092706550>",
		fillcolor=firebrick,
		label="26:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2092706550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f209276ad10>",
		fillcolor=firebrick,
		label="24:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f209276ad10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2092706510>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2092358b10>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"23:IF" -> "26:NS"	[cond="['in']",
		label="!((in == 1))",
		lineno=23];
	"23:IF" -> "24:NS"	[cond="['in']",
		label="(in == 1)",
		lineno=23];
	"13:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2092696bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="13:AS
out = (present_state == 1) && (in == 0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20926e7650>",
		fillcolor=firebrick,
		label="18:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f20926e7650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label="(reset == 1)",
		lineno=15];
	"15:IF" -> "18:NS"	[cond="['reset']",
		label="!((reset == 1))",
		lineno=15];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2092358bd0>",
		fillcolor=firebrick,
		label="30:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2092358bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"30:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_20:AL" -> "14:AL";
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2092358a10>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2092358810>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BL" -> "29:IF"	[cond="[]",
		lineno=None];
	"Leaf_14:AL" -> "20:AL";
	"Leaf_14:AL" -> "13:AS";
	"28:CA" -> "28:BL"	[cond="[]",
		lineno=None];
	"29:IF" -> "32:NS"	[cond="['in']",
		label="!((in == 0))",
		lineno=29];
	"29:IF" -> "30:NS"	[cond="['in']",
		label="(in == 0)",
		lineno=29];
}
