{"Source Block": ["hdl/library/util_sync_reset/util_sync_reset.v@7:17@HdlStmAssign", ");\n\n// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n\t\treset <= 3'b111;\n\tend else begin\n"], "Clone Blocks": [["hdl/library/util_sync_reset/util_sync_reset.v@5:15", "\tinput clk,\n\toutput sync_resetn\n);\n\n// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n"], ["hdl/library/util_sync_reset/util_sync_reset.v@9:23", "// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n\t\treset <= 3'b111;\n\tend else begin\n\t\treset <= {reset[1:0], 1'b0};\n\tend\n\nend\n\nendmodule\n"]], "Diff Content": {"Delete": [[12, "assign sync_resetn = reset[2];\n"]], "Add": [[12, "assign sync_resetn = resetn[2];\n"]]}}