Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4b0b552136c4e658e1434e1da21a76e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ff/Desktop/CA_LAB/Lab1/Task3/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ff/Desktop/CA_LAB/Lab1/Task3/tasks.sv" Line 1. Module tasks doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ff/Desktop/CA_LAB/Lab1/Task3/BCD.sv" Line 1. Module BCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ff/Desktop/CA_LAB/Lab1/Task3/clkdiv.sv" Line 1. Module clkdiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tasks
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
