<div id="pf1e7" class="pf w0 h0" data-page-no="1e7"><div class="pc pc1e7 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1e7.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Writing to SC1A while it is actively controlling a conversion, aborts the current</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">conversion. In Software Trigger mode, when SC2[ADTRG]=0, a write to SC1A</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">initiates a new conversion if SC1A[ADCH] is equal to a value other than all 1s.</div><div class="t m0 x117 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">Writing to any of the SC1B–SC1n registers while that specific SC1B–SC1n register</div><div class="t m0 x117 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">is actively controlling a conversion aborts the current conversion. The SC1(B-n)</div><div class="t m0 x117 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">registers are not used for software trigger operation and therefore writes to the</div><div class="t m0 x117 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">SC1(B-n) registers do not initiate a new conversion.</div><div class="t m0 x33 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A write to any ADC register besides the SC1A-SC1n registers occurs. This indicates</div><div class="t m0 x117 hf y645 ff3 fs5 fc0 sc0 ls0 ws0">that a change in mode of operation has occurred and the current conversion is</div><div class="t m0 x117 hf y646 ff3 fs5 fc0 sc0 ls0 ws0">therefore invalid.</div><div class="t m0 x33 hf yad7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The MCU is reset or enters Low-Power Stop modes.</div><div class="t m0 x33 hf yad8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The MCU enters Normal Stop mode with ADACK not enabled.</div><div class="t m0 x9 hf y2b00 ff3 fs5 fc0 sc0 ls0 ws0">When a conversion is aborted, the contents of the data registers, Rn, are not altered. The</div><div class="t m0 x9 hf y2b01 ff3 fs5 fc0 sc0 ls0 ws0">data registers continue to be the values transferred after the completion of the last</div><div class="t m0 x9 hf y2b02 ff3 fs5 fc0 sc0 ls0 ws0">successful conversion. If the conversion was aborted by a reset or Low-Power Stop</div><div class="t m0 x9 hf y2b03 ff3 fs5 fc0 sc0 ls0 ws0">modes, RA and Rn return to their reset states.</div><div class="t m0 x9 h1b y2b04 ff1 fsc fc0 sc0 ls0 ws0">28.4.4.4<span class="_ _b"> </span>Power control</div><div class="t m0 x9 hf y2b05 ff3 fs5 fc0 sc0 ls0 ws0">The ADC module remains in its idle state until a conversion is initiated. If ADACK is</div><div class="t m0 x9 hf y14eb ff3 fs5 fc0 sc0 ls0 ws0">selected as the conversion clock source, but the asynchronous clock output is disabled,</div><div class="t m0 x9 hf y1e3d ff3 fs5 fc0 sc0 ls0 ws0">that is CFG2[ADACKEN]=0, the ADACK clock generator also remains in its idle state</div><div class="t m0 x9 hf y1e3e ff3 fs5 fc0 sc0 ls0 ws0">(disabled) until a conversion is initiated. If the asynchronous clock output is enabled, that</div><div class="t m0 x9 hf y2b06 ff3 fs5 fc0 sc0 ls0 ws0">is, CFG2[ADACKEN]=1, it remains active regardless of the state of the ADC or the</div><div class="t m0 x9 hf y2b07 ff3 fs5 fc0 sc0 ls0 ws0">MCU power mode.</div><div class="t m0 x9 hf y2b08 ff3 fs5 fc0 sc0 ls0 ws0">Power consumption when the ADC is active can be reduced by setting CFG1[ADLPC].</div><div class="t m0 x9 hf y2b09 ff3 fs5 fc0 sc0 ls0 ws0">This results in a lower maximum value for f<span class="fs8 ws198 vc">ADCK</span>.</div><div class="t m0 x9 h1b y2b0a ff1 fsc fc0 sc0 ls0 ws0">28.4.4.5<span class="_ _b"> </span>Sample time and total conversion time</div><div class="t m0 x9 hf y14df ff3 fs5 fc0 sc0 ls0 ws0">For short sample, that is, when CFG1[ADLSMP]=0, there is a 2-cycle adder for first</div><div class="t m0 x9 hf y2b0b ff3 fs5 fc0 sc0 ls0 ws0">conversion over the base sample time of four ADCK cycles. For high speed conversions,</div><div class="t m0 x9 hf y2b0c ff3 fs5 fc0 sc0 ls0 ws0">that is, when CFG2[ADHSC]=1, there is an additional 2-cycle adder on any conversion.</div><div class="t m0 x9 hf y2b0d ff3 fs5 fc0 sc0 ls0 ws0">The table below summarizes sample times for the possible ADC configurations.</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>487</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
