<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element peridot_ethio_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pio_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pio_0.s1
   {
      datum baseAddress
      {
         value = "268435488";
         type = "String";
      }
   }
   element sysid_qsys_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sysid_qsys_0.control_slave
   {
      datum baseAddress
      {
         value = "268435456";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE6E22C8" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="ethio"
   internal="peridot_ethio_0.ethio"
   type="conduit"
   dir="end" />
 <interface
   name="ipaddr"
   internal="peridot_ethio_0.ipaddr"
   type="conduit"
   dir="end" />
 <interface
   name="led"
   internal="pio_0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="macaddr"
   internal="peridot_ethio_0.macaddr"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface name="rmii" internal="peridot_ethio_0.rmii" type="conduit" dir="end" />
 <module name="clk_0" kind="clock_source" version="22.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="peridot_ethio_0"
   kind="peridot_ethio"
   version="20.1"
   enabled="1">
  <parameter name="AVALONMM_FASTMODE" value="0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ENABLE_UDP_CHECKSUM" value="1" />
  <parameter name="IGNORE_RXFCS_CHECK" value="0" />
  <parameter name="IPADDR_VALUE" value="192.168.1.114" />
  <parameter name="MACADDR_VALUE" value="280375448305665" />
  <parameter name="MTU_SIZE" value="1500" />
  <parameter name="PART_NAME" value="EP4CE6E22C8" />
  <parameter name="PAUSEFRAME_VALUE" value="65535" />
  <parameter name="PAUSELESS_VALUE" value="0" />
  <parameter name="RXFIFO_SIZE" value="4096" />
  <parameter name="SINKFIFO_0_SIZE" value="2048" />
  <parameter name="SINKFIFO_1_SIZE" value="2048" />
  <parameter name="SINKFIFO_2_SIZE" value="2048" />
  <parameter name="SINKFIFO_3_SIZE" value="2048" />
  <parameter name="SINKFIFO_NUMBER" value="1" />
  <parameter name="SRCFIFO_0_SIZE" value="2048" />
  <parameter name="SRCFIFO_1_SIZE" value="2048" />
  <parameter name="SRCFIFO_2_SIZE" value="2048" />
  <parameter name="SRCFIFO_3_SIZE" value="2048" />
  <parameter name="SRCFIFO_NUMBER" value="1" />
  <parameter name="SUPPORT_HARFDUPLEX" value="0" />
  <parameter name="SUPPORT_MEMORYHOST" value="1" />
  <parameter name="SUPPORT_PAUSEFRAME" value="0" />
  <parameter name="SUPPORT_SPEED_10M" value="0" />
  <parameter name="SUPPORT_STREAMFIFO" value="0" />
  <parameter name="TXFIFO_SIZE" value="4096" />
  <parameter name="UDPPORT_VALUE" value="16241" />
  <parameter name="USE_FIXED_IPADDR" value="false" />
  <parameter name="USE_FIXED_MACADDR" value="false" />
  <parameter name="USE_FIXED_PAUSE" value="true" />
  <parameter name="USE_FIXED_UDPPORT" value="true" />
 </module>
 <module name="pio_0" kind="altera_avalon_pio" version="22.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module
   name="sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="22.1"
   enabled="1">
  <parameter name="id" value="1923088386" />
 </module>
 <connection
   kind="avalon"
   version="22.1"
   start="peridot_ethio_0.m1"
   end="sysid_qsys_0.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="22.1"
   start="peridot_ethio_0.m1"
   end="pio_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="22.1" start="clk_0.clk" end="sysid_qsys_0.clk" />
 <connection kind="clock" version="22.1" start="clk_0.clk" end="pio_0.clk" />
 <connection
   kind="clock"
   version="22.1"
   start="clk_0.clk"
   end="peridot_ethio_0.clock" />
 <connection
   kind="reset"
   version="22.1"
   start="clk_0.clk_reset"
   end="peridot_ethio_0.reset" />
 <connection
   kind="reset"
   version="22.1"
   start="clk_0.clk_reset"
   end="sysid_qsys_0.reset" />
 <connection kind="reset" version="22.1" start="clk_0.clk_reset" end="pio_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
