# IH_CapGauge01
# 2017-02-08 09:59:25Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_io "\UART:tx(0)\" iocell 7 1
set_io "\UART:rx(0)\" iocell 7 0
set_io "\CapSense_1:Cmod(0)\" iocell 5 0
set_io "\CapSense_1:Sns(0)\" iocell 5 2
set_location "\UART:SCB\" m0s8scbcell -1 -1 3
set_location "\CapSense_1:CSD_FFB\" p4csdcell -1 -1 1
set_location "\CapSense_1:ISR\" interrupt -1 -1 18
set_location "\CapSense_1:IDAC2:cy_psoc4_idac\" p4csidac7cell -1 -1 1
set_location "__ONE__" 0 1 0 0
set_location "\CapSense_1:IDAC1:cy_psoc4_idac\" p4csidac8cell -1 -1 1
