{"Jiann-Shiun Yuan": [0, ["Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping", ["Zhezhi He", "Jie Lin", "Rickard Ewetz", "Jiann-Shiun Yuan", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317870", 0, "dac", 2019]], "Kimia Zamiri Azar": [0, ["Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks", ["Hadi Mardani Kamali", "Kimia Zamiri Azar", "Houman Homayoun", "Avesta Sasan"], "https://doi.org/10.1145/3316781.3317831", 0, "dac", 2019]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang", "Chun-Feng Wu"], "https://doi.org/10.1145/3316781.3317817", 0, "dac", 2019], ["The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3316781.3317922", 0, "dac", 2019]], "Jose Renau": [0, ["SMatch: Structural Matching for Fast Resynthesis in FPGAs", ["Rafael Trapani Possignolo", "Jose Renau"], "https://doi.org/10.1145/3316781.3317912", 0, "dac", 2019]], "Rachata Ausavarungnirun": [0, ["Enabling Practical Processing in and near Memory for Data-Intensive Computing", ["Onur Mutlu", "Saugata Ghose", "Juan Gomez-Luna", "Rachata Ausavarungnirun"], "https://doi.org/10.1145/3316781.3323476", 0, "dac", 2019]], "Zhehong Wang": [4.01001298087067e-05, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Weichen Liu": [0, ["Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores", ["Xu Jiang", "Nan Guan", "Weichen Liu", "Maolin Yang"], "https://doi.org/10.1145/3316781.3317907", 0, "dac", 2019]], "Kailash Gopalakrishnan": [0, ["BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "https://doi.org/10.1145/3316781.3317783", 0, "dac", 2019]], "Josef Danial": [0, ["X-DeepSCA: Cross-Device Deep Learning Side Channel Attack", ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "https://doi.org/10.1145/3316781.3317934", 0, "dac", 2019]], "Linghao Song": [2.887263345074942e-10, ["ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM", ["Fan Chen", "Linghao Song", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317936", 0, "dac", 2019]], "Samarjit Chakraborty": [0, ["Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees", ["Debayan Roy", "Wanli Chang", "Sanjoy K. Mitter", "Samarjit Chakraborty"], "https://doi.org/10.1145/3316781.3317925", 0, "dac", 2019]], "Muhammad Shafique": [0, ["CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators", ["Muhammad Abdullah Hanif", "Faiq Khalid", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317787", 0, "dac", 2019], ["autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components", ["Vojtech Mrazek", "Muhammad Abdullah Hanif", "Zdenek Vasicek", "Lukas Sekanina", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317781", 0, "dac", 2019], ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019], ["LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management", ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317849", 0, "dac", 2019], ["XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge", ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317933", 0, "dac", 2019]], "Sara S. Baghsorkhi": [0, ["C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks", ["Matthew Sotoudeh", "Sara S. Baghsorkhi"], "https://doi.org/10.1145/3316781.3317786", 0, "dac", 2019]], "Janki Bhimani": [0, ["What does Vibration do to Your SSD?", ["Janki Bhimani", "Tirthak Patel", "Ningfang Mi", "Devesh Tiwari"], "https://doi.org/10.1145/3316781.3317931", 0, "dac", 2019]], "Matthew Sotoudeh": [0, ["C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks", ["Matthew Sotoudeh", "Sara S. Baghsorkhi"], "https://doi.org/10.1145/3316781.3317786", 0, "dac", 2019]], "Siyue Wang": [0.02023196266964078, ["Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks", ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "https://doi.org/10.1145/3316781.3317825", 0, "dac", 2019]], "Sushil Sakhare": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Sandeep Chandran": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Lijuan Luo": [0, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019]], "Omid Assare": [0, ["Accurate Estimation of Program Error Rate for Timing-Speculative Processors", ["Omid Assare", "Rajesh K. Gupta"], "https://doi.org/10.1145/3316781.3317758", 0, "dac", 2019]], "Jianfeng Zhu": [0, ["A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures", ["Xingchen Man", "Leibo Liu", "Jianfeng Zhu", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317745", 0, "dac", 2019]], "Venkata Chaitanya Krishna Chekuri": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Martin Schoeberl": [0, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Zhongpin Wang": [2.747121363722016e-09, ["Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation", ["Sara Divanbeigi", "Evan Aditya", "Zhongpin Wang", "Markus Olbrich"], "https://doi.org/10.1145/3316781.3317815", 0, "dac", 2019]], "Anand Raghunathan": [0, ["X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks", ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3316781.3317935", 0, "dac", 2019]], "Fan-Keng Sun": [1.624869438998644e-08, ["BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement", ["Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317782", 0, "dac", 2019], ["A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing", ["Chen-Hao Hsu", "Shao-Chun Hung", "Hao Chen", "Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317740", 0, "dac", 2019]], "Ramya Jayaram Masti": [0, ["Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs", ["Sayak Ray", "Nishant Ghosh", "Ramya Jayaram Masti", "Arun K. Kanuparthi", "Jason M. Fung"], "https://doi.org/10.1145/3316781.3323478", 0, "dac", 2019]], "Ziad Abuowaimer": [0, ["A Flat Timing-Driven Placement Flow for Modern FPGAs", ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Grewal", "Shawki Areibi"], "https://doi.org/10.1145/3316781.3317743", 0, "dac", 2019]], "Daniele Jahier Pagliari": [0, ["Low-Overhead Power Trace Obfuscation for Smart Meter Privacy", ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/3316781.3317855", 0, "dac", 2019]], "Wannes Meert": [0, ["ProbLP: A framework for low-precision probabilistic inference", ["Nimish Shah", "Laura I. Galindez Olascoaga", "Wannes Meert", "Marian Verhelst"], "https://doi.org/10.1145/3316781.3317885", 0, "dac", 2019]], "Soheil Hashemi": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Ming-Hung Wu": [0.02824793290346861, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "William J. Dally": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Lu Peng": [0, ["Efficient GPU NVRAM Persistence with Helper Warps", ["Sui Chen", "Faen Zhang", "Lei Liu", "Lu Peng"], "https://doi.org/10.1145/3316781.3317810", 0, "dac", 2019]], "Sanghamitra Roy": [0, ["GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit", ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/3316781.3317835", 0, "dac", 2019]], "Ganapati Bhat": [0, ["REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices", ["Ganapati Bhat", "Kunal Bagewadi", "Hyung Gyu Lee", "Umit Y. Ogras"], "https://doi.org/10.1145/3316781.3317892", 0, "dac", 2019]], "Jintaek Kang": [0.9122636020183563, ["Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors", ["Jintaek Kang", "Dowhan Jung", "Kwanghyun Chung", "Soonhoi Ha"], "https://doi.org/10.1145/3316781.3317823", 0, "dac", 2019]], "Hakki Mert Torun": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Nishant Ghosh": [0, ["Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs", ["Sayak Ray", "Nishant Ghosh", "Ramya Jayaram Masti", "Arun K. Kanuparthi", "Jason M. Fung"], "https://doi.org/10.1145/3316781.3323478", 0, "dac", 2019]], "Bharadwaj Veeravalli": [0, ["A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems", ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"], "https://doi.org/10.1145/3316781.3317746", 0, "dac", 2019]], "R. D. Shawn Blanton": [0, ["FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference", ["Ruizhou Ding", "Zeye Liu", "Ting-Wu Chin", "Diana Marculescu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/3316781.3317828", 0, "dac", 2019]], "Cindy Chin-Fang Shen": [0, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "David Z. Pan": [0, ["Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models", ["Mohamed Baker Alawieh", "Sinead A. Williamson", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317896", 0, "dac", 2019], ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019], ["LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks", ["Wei Ye", "Mohamed Baker Alawieh", "Yibo Lin", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317852", 0, "dac", 2019], ["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317803", 0, "dac", 2019], ["GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks", ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317832", 0, "dac", 2019]], "Fei Wu": [0.000492751831188798, ["WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime", ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "https://doi.org/10.1145/3316781.3317929", 0, "dac", 2019]], "Gengjie Chen": [0, ["MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses", ["Jingsong Chen", "Jinwei Liu", "Gengjie Chen", "Dan Zheng", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3316781.3317860", 0, "dac", 2019], ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Gouri Sankar Kar": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Jingsong Chen": [0, ["MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses", ["Jingsong Chen", "Jinwei Liu", "Gengjie Chen", "Dan Zheng", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3316781.3317860", 0, "dac", 2019]], "Manoj Singh Gaur": [0, ["Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs", ["Sonal Yadav", "Vijay Laxmi", "Manoj Singh Gaur", "Hemangee K. Kapoor"], "https://doi.org/10.1145/3316781.3322471", 0, "dac", 2019]], "Wenping Zhu": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019], ["L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network", ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317854", 0, "dac", 2019]], "He Zhou": [0, ["A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation", ["He Zhou", "Sunil P. Khatri", "Jiang Hu", "Frank Liu"], "https://doi.org/10.1145/3316781.3317748", 0, "dac", 2019]], "Yuhong Li": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Marina Zapater": [0, ["A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture", ["William Andrew Simon", "Juan Galicia", "Alexandre Levisse", "Marina Zapater", "David Atienza"], "https://doi.org/10.1145/3316781.3317741", 0, "dac", 2019]], "Hanmin Park": [0.6416912078857422, ["Acceleration of DNN Backward Propagation by Selective Computation of Gradients", ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "https://doi.org/10.1145/3316781.3317755", 0, "dac", 2019]], "Xuan Zeng": [0, ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019], ["Faster Region-based Hotspot Detection", ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317824", 0, "dac", 2019], ["Efficient Layout Hotspot Detection via Binarized Residual Neural Network", ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3316781.3317811", 0, "dac", 2019]], "Sungjin Lee": [0.8338425606489182, ["RansomBlocker: a Low-Overhead Ransomware-Proof SSD", ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "https://doi.org/10.1145/3316781.3317889", 0, "dac", 2019]], "Leilai Shao": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Alireza Mahzoon": [0, ["RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317898", 0, "dac", 2019]], "Yu-Chuan Chang": [1.407275567544275e-05, ["LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications", ["Yu-Chuan Chang", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Yen-Yu Lin", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317856", 0, "dac", 2019]], "Hamid Nejatollahi": [0, ["ARGA: Approximate Reuse for GPGPU Acceleration", ["Daniel Peroni", "Mohsen Imani", "Hamid Nejatollahi", "Nikil D. Dutt", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317776", 0, "dac", 2019]], "Tei-Wei Kuo": [0, ["LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications", ["Yu-Chuan Chang", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Yen-Yu Lin", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317856", 0, "dac", 2019], ["Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing", ["Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317816", 0, "dac", 2019]], "Yogesh Singh Chauhan": [0, ["Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores", ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"], "https://doi.org/10.1145/3316781.3317880", 0, "dac", 2019]], "Heinz Riener": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019]], "Daniel Peroni": [0, ["ARGA: Approximate Reuse for GPGPU Acceleration", ["Daniel Peroni", "Mohsen Imani", "Hamid Nejatollahi", "Nikil D. Dutt", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317776", 0, "dac", 2019]], "Moomen Chaari": [0, ["Increasing Soft Error Resilience by Software Transformation", ["Michael Werner", "Keerthikumara Devarajegowda", "Moomen Chaari", "Wolfgang Ecker"], "https://doi.org/10.1145/3316781.3323479", 0, "dac", 2019]], "Xing Huang": [0, ["MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports", ["Xing Huang", "Tsung-Yi Ho", "Wenzhong Guo", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3316781.3317864", 0, "dac", 2019]], "Jinwoo Kim": [0.7019595056772232, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019], ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Haoyu Yang": [0.00284161587478593, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019], ["Faster Region-based Hotspot Detection", ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317824", 0, "dac", 2019], ["DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder", ["Haoyu Yang", "Piyush Pathak", "Frank Gennari", "Ya-Chieh Lai", "Bei Yu"], "https://doi.org/10.1145/3316781.3317795", 0, "dac", 2019]], "Leibo Liu": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019], ["L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network", ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317854", 0, "dac", 2019], ["A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures", ["Xingchen Man", "Leibo Liu", "Jianfeng Zhu", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317745", 0, "dac", 2019]], "Yiyu Shi": [0, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019]], "Zhenan Bao": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Junzhong Shen": [0, ["Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System", ["Junzhong Shen", "Deguang Wang", "You Huang", "Mei Wen", "Chunyuan Zhang"], "https://doi.org/10.1145/3316781.3317906", 0, "dac", 2019]], "Yeongjae Choi": [0.9912768304347992, ["An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices", ["Seungkyu Choi", "Jaekang Shin", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3316781.3317769", 0, "dac", 2019]], "John Kelsey": [0, ["Design Principles for True Random Number Generators for Security Applications", ["Milos Grujic", "Vladimir Rozic", "David Johnston", "John Kelsey", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3323482", 0, "dac", 2019]], "Yanqing Zhang": [0, ["PRIMAL: Power Inference using Machine Learning", ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317884", 0, "dac", 2019]], "Zeinab Hakimi": [0, ["Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing", ["Jinhang Choi", "Zeinab Hakimi", "Philip W. Shin", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3316781.3317792", 0, "dac", 2019]], "Jooyeon Choi": [0.9762121140956879, ["Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing", ["Sugil Lee", "Hyeon Uk Sim", "Jooyeon Choi", "Jongeun Lee"], "https://doi.org/10.1145/3316781.3317916", 0, "dac", 2019]], "Tirthak Patel": [0, ["What does Vibration do to Your SSD?", ["Janki Bhimani", "Tirthak Patel", "Ningfang Mi", "Devesh Tiwari"], "https://doi.org/10.1145/3316781.3317931", 0, "dac", 2019]], "Robert Gifford": [0, ["Holistic multi-resource allocation for multicore real-time virtualization", ["Meng Xu", "Robert Gifford", "Linh Thi Xuan Phan"], "https://doi.org/10.1145/3316781.3317840", 0, "dac", 2019]], "Sugil Lee": [0.895917683839798, ["Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing", ["Sugil Lee", "Hyeon Uk Sim", "Jooyeon Choi", "Jongeun Lee"], "https://doi.org/10.1145/3316781.3317916", 0, "dac", 2019]], "Saransh Gupta": [0, ["Thermal-Aware Design and Management for Search-based In-Memory Acceleration", ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317923", 0, "dac", 2019]], "Devesh Tiwari": [0, ["What does Vibration do to Your SSD?", ["Janki Bhimani", "Tirthak Patel", "Ningfang Mi", "Devesh Tiwari"], "https://doi.org/10.1145/3316781.3317931", 0, "dac", 2019]], "Tao-Chun Yu": [2.2940333110454958e-05, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "Shaahin Angizi": [0, ["AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM", ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317764", 0, "dac", 2019]], "Yongchen Wang": [5.3724217650596984e-05, ["Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis", ["Yongchen Wang", "Ying Wang", "Huawei Li", "Cong Shi", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317919", 0, "dac", 2019]], "Shao-Yun Fang": [0, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "Yajuan Du": [0, ["Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading", ["Yajuan Du", "Yao Zhou", "Meng Zhang", "Wei Liu", "Shengwu Xiong"], "https://doi.org/10.1145/3316781.3317759", 0, "dac", 2019]], "Philip Hui-Yuh Tai": [0, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "Jinghao Sun": [5.5785898567251024e-08, ["Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks", ["Jinghao Sun", "Nan Guan", "Xiaoqing Wang", "Chenhan Jin", "Yaoyao Chi"], "https://doi.org/10.1145/3316781.3317891", 0, "dac", 2019]], "Yu Wang": [0, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019], ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Ricardo Garcia": [0, ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019]], "Rajat Sadhukhan": [0, ["United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs", ["Urbi Chatterjee", "Pranesh Santikellur", "Rajat Sadhukhan", "Vidya Govindan", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "https://doi.org/10.1145/3316781.3322480", 0, "dac", 2019]], "Andrew Paverd": [0, ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019]], "Joon-Sung Yang": [0.9999148845672607, ["MRLoc: Mitigating Row-hammering based on memory Locality", ["Jung Min You", "Joon-Sung Yang"], "https://doi.org/10.1145/3316781.3317866", 0, "dac", 2019], ["DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis", ["Jae-San Kim", "Joon-Sung Yang"], "https://doi.org/10.1145/3316781.3317805", 0, "dac", 2019]], "Parsa Esfahanian": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Heechul Yun": [0.9999721050262451, ["SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks", ["Jacob Fustos", "Farzad Farshchi", "Heechul Yun"], "https://doi.org/10.1145/3316781.3317914", 0, "dac", 2019]], "Minxuan Zhang": [0, ["LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317845", 0, "dac", 2019]], "Rajat Subhra Chakraborty": [0, ["United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs", ["Urbi Chatterjee", "Pranesh Santikellur", "Rajat Sadhukhan", "Vidya Govindan", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "https://doi.org/10.1145/3316781.3322480", 0, "dac", 2019]], "Thomas Nyman": [0, ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019], ["Authenticated Call Stack", ["Hans Liljestrand", "Thomas Nyman", "Jan-Erik Ekberg", "N. Asokan"], "https://doi.org/10.1145/3316781.3322469", 0, "dac", 2019]], "Xueqing Li": [0, ["A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs", ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "https://doi.org/10.1145/3316781.3317737", 0, "dac", 2019]], "Sheng Ma": [0, ["Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs", ["Peng Wang", "Sobhan Niknam", "Sheng Ma", "Zhiying Wang", "Todor P. Stefanov"], "https://doi.org/10.1145/3316781.3317917", 0, "dac", 2019]], "Mingzhe Zhang": [0, ["Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture", ["Farzaneh Zokaee", "Mingzhe Zhang", "Xiaochun Ye", "Dongrui Fan", "Lei Jiang"], "https://doi.org/10.1145/3316781.3317858", 0, "dac", 2019]], "Qiyuan An": [1.4423479115066584e-05, ["Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology", ["Kangjun Bai", "Qiyuan An", "Yang Yi"], "https://doi.org/10.1145/3316781.3317796", 0, "dac", 2019]], "Vladimir Stojanovic": [0, ["Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization", ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"], "https://doi.org/10.1145/3316781.3322468", 0, "dac", 2019]], "Xiaowei Li": [0, ["HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs", ["Ning Lin", "Hang Lu", "Xin Wei", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317837", 0, "dac", 2019], ["ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications", ["Shijun Gong", "Jiajun Li", "Wenyan Lu", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317910", 0, "dac", 2019], ["A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs", ["Ying Wang", "Shengwen Liang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317749", 0, "dac", 2019], ["Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis", ["Yongchen Wang", "Ying Wang", "Huawei Li", "Cong Shi", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317919", 0, "dac", 2019]], "Duo Liu": [0, ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Prabal Basu": [0, ["GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit", ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/3316781.3317835", 0, "dac", 2019]], "Massimo Poncino": [0, ["Low-Overhead Power Trace Obfuscation for Smart Meter Privacy", ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/3316781.3317855", 0, "dac", 2019]], "Yuan Xie": [0, ["Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory", ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "https://doi.org/10.1145/3316781.3323475", 0, "dac", 2019], ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Wolfgang Ecker": [0, ["Increasing Soft Error Resilience by Software Transformation", ["Michael Werner", "Keerthikumara Devarajegowda", "Moomen Chaari", "Wolfgang Ecker"], "https://doi.org/10.1145/3316781.3323479", 0, "dac", 2019]], "Hadi Mardani Kamali": [0, ["Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks", ["Hadi Mardani Kamali", "Kimia Zamiri Azar", "Houman Homayoun", "Avesta Sasan"], "https://doi.org/10.1145/3316781.3317831", 0, "dac", 2019]], "Gary Grewal": [0, ["A Flat Timing-Driven Placement Flow for Modern FPGAs", ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Grewal", "Shawki Areibi"], "https://doi.org/10.1145/3316781.3317743", 0, "dac", 2019]], "Anupam Golder": [0, ["X-DeepSCA: Cross-Device Deep Learning Side Channel Attack", ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "https://doi.org/10.1145/3316781.3317934", 0, "dac", 2019]], "Heechun Park": [0.996054157614708, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019], ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Peng Wang": [1.796872129489202e-05, ["Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs", ["Peng Wang", "Sobhan Niknam", "Sheng Ma", "Zhiying Wang", "Todor P. Stefanov"], "https://doi.org/10.1145/3316781.3317917", 0, "dac", 2019]], "Weisheng Zhao": [0, ["ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory", ["Zheng Liang", "Guangyu Sun", "Wang Kang", "Xing Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317937", 0, "dac", 2019], ["eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform", ["Runze Liu", "Jianlei Yang", "Yiran Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317820", 0, "dac", 2019]], "Hao Yan": [0, ["Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation", ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "https://doi.org/10.1145/3316781.3317863", 0, "dac", 2019]], "Wei Li": [0, ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Eleonora Testa": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019], ["Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications", ["Eleonora Testa", "Mathias Soeken", "Luca Amaru", "Giovanni De Micheli"], "https://doi.org/10.1145/3316781.3317893", 0, "dac", 2019]], "Domenico Balsamo": [0, ["Efficient State Retention through Paged Memory Management for Reactive Transient Computing", ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "https://doi.org/10.1145/3316781.3317812", 0, "dac", 2019]], "Arvind Singh": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Elke De Mulder": [0, ["Protecting RISC-V against Side-Channel Attacks", ["Elke De Mulder", "Samatha Gummalla", "Michael Hutter"], "https://doi.org/10.1145/3316781.3323485", 0, "dac", 2019]], "Zhezhi He": [0, ["Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping", ["Zhezhi He", "Jie Lin", "Rickard Ewetz", "Jiann-Shiun Yuan", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317870", 0, "dac", 2019]], "Xueqi Li": [0, ["Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory", ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "https://doi.org/10.1145/3316781.3323475", 0, "dac", 2019]], "Brendan L. West": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Youngkwang Han": [0.9966181367635727, ["A Novel Covert Channel Attack Using Memory Encryption Engine Cache", ["Youngkwang Han", "John Kim"], "https://doi.org/10.1145/3316781.3317750", 0, "dac", 2019]], "Jianhua Z. Huang": [0, ["Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3316781.3317818", 0, "dac", 2019]], "Diana Marculescu": [0, ["FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference", ["Ruizhou Ding", "Zeye Liu", "Ting-Wu Chin", "Diana Marculescu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/3316781.3317828", 0, "dac", 2019]], "Michael Schwarz": [0, ["ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization", ["Michael Schwarz", "Raphael Stahl", "Daniel Muller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/3316781.3317756", 0, "dac", 2019]], "Kanad Basu": [0, ["PREEMPT: PReempting Malware by Examining Embedded Processor Traces", ["Kanad Basu", "Rana Elnaggar", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3316781.3317883", 0, "dac", 2019]], "Pramesh Pandey": [0, ["GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit", ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/3316781.3317835", 0, "dac", 2019]], "N. Asokan": [0, ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019], ["Authenticated Call Stack", ["Hans Liljestrand", "Thomas Nyman", "Jan-Erik Ekberg", "N. Asokan"], "https://doi.org/10.1145/3316781.3322469", 0, "dac", 2019]], "Xiaojun Cai": [0, ["Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs", ["Shuo Huai", "Weining Song", "Mengying Zhao", "Xiaojun Cai", "Zhiping Jia"], "https://doi.org/10.1145/3316781.3317881", 0, "dac", 2019]], "Umit Y. Ogras": [0, ["REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices", ["Ganapati Bhat", "Kunal Bagewadi", "Hyung Gyu Lee", "Umit Y. Ogras"], "https://doi.org/10.1145/3316781.3317892", 0, "dac", 2019]], "Liang Shi": [0, ["Leveraging Approximate Data for Robust Flash Storage", ["Qiao Li", "Liang Shi", "Jun Yang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317848", 0, "dac", 2019]], "Jiachen Mao": [0, ["MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications", ["Jiachen Mao", "Qing Yang", "Ang Li", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317865", 0, "dac", 2019]], "Andres Goens": [0, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Laura I. Galindez Olascoaga": [0, ["ProbLP: A framework for low-precision probabilistic inference", ["Nimish Shah", "Laura I. Galindez Olascoaga", "Wannes Meert", "Marian Verhelst"], "https://doi.org/10.1145/3316781.3317885", 0, "dac", 2019]], "Kamyar Givaki": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Dongyeob Shin": [0.9999991059303284, ["Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators", ["Wonseok Choi", "Dongyeob Shin", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317908", 0, "dac", 2019]], "Guohua Yan": [0, ["Internal Structure Aware RDF Data Management in SSDs", ["Renhai Chen", "Qiming Guan", "Guohua Yan", "Zhiyong Feng"], "https://doi.org/10.1145/3316781.3322466", 0, "dac", 2019]], "Wei Chu": [0.00018742437532637268, ["The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop", ["Zheng-Hong Zhang", "Wei Chu", "Shi-Yu Huang"], "https://doi.org/10.1145/3316781.3322479", 0, "dac", 2019]], "Lei Qiao": [0, ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Rana Elnaggar": [0, ["PREEMPT: PReempting Malware by Examining Embedded Processor Traces", ["Kanad Basu", "Rana Elnaggar", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3316781.3317883", 0, "dac", 2019]], "Zheng Liang": [0, ["ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory", ["Zheng Liang", "Guangyu Sun", "Wang Kang", "Xing Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317937", 0, "dac", 2019]], "Mudit Bhargava": [0, ["On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators", ["Haitong Li", "Mudit Bhargava", "Paul N. Whatmough", "H.-S. Philip Wong"], "https://doi.org/10.1145/3316781.3317874", 0, "dac", 2019]], "Shaza Zeitouni": [0, ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019]], "Yu Wu": [0.002284156798850745, ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Jeff Jun Zhang": [0, ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Shuhan Zhang": [0, ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019]], "Chenchen Fu": [0, ["Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources", ["Zimeng Zhou", "Chenchen Fu", "Chun Jason Xue", "Song Han"], "https://doi.org/10.1145/3316781.3317926", 0, "dac", 2019]], "Oscar Chen": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "Mathias Soeken": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019], ["Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications", ["Eleonora Testa", "Mathias Soeken", "Luca Amaru", "Giovanni De Micheli"], "https://doi.org/10.1145/3316781.3317893", 0, "dac", 2019]], "Yaobang Deng": [0, ["BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing", ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317785", 0, "dac", 2019]], "Hyesoon Kim": [0.997093603014946, ["FlashGPU: Placing New Flash Next to GPU Cores", ["Jie Zhang", "Miryeong Kwon", "Hyojong Kim", "Hyesoon Kim", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317827", 0, "dac", 2019], ["LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays", ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/3316781.3322472", 0, "dac", 2019], ["Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing", ["Ramyad Hadidi", "Jiashen Cao", "Michael S. Ryoo", "Hyesoon Kim"], "https://doi.org/10.1145/3316781.3322474", 0, "dac", 2019]], "Sami Salamin": [0, ["Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores", ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"], "https://doi.org/10.1145/3316781.3317880", 0, "dac", 2019]], "Nikil D. Dutt": [0, ["ARGA: Approximate Reuse for GPGPU Acceleration", ["Daniel Peroni", "Mohsen Imani", "Hamid Nejatollahi", "Nikil D. Dutt", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317776", 0, "dac", 2019]], "Peishan Tu": [0, ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Marcos Horro": [0, ["Effect of Distributed Directories in Mesh Interconnects", ["Marcos Horro", "Mahmut T. Kandemir", "Louis-Noel Pouchet", "Gabriel Rodriguez", "Juan Tourino"], "https://doi.org/10.1145/3316781.3317808", 0, "dac", 2019]], "Jun Yang": [0.07243982143700123, ["ROC: DRAM-based Processing with Reduced Operation Cycles", ["Xin Xin", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317900", 0, "dac", 2019], ["H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses", ["Liang Liu", "Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317841", 0, "dac", 2019], ["LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317845", 0, "dac", 2019], ["Leveraging Approximate Data for Robust Flash Storage", ["Qiao Li", "Liang Shi", "Jun Yang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317848", 0, "dac", 2019]], "Hao Zheng": [0, ["An Energy-Efficient Network-on-Chip Design using Reinforcement Learning", ["Hao Zheng", "Ahmed Louri"], "https://doi.org/10.1145/3316781.3317768", 0, "dac", 2019]], "Sanjiva Prasad": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Haris Javaid": [0, ["Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias", ["Hassaan Saadat", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/3316781.3317773", 0, "dac", 2019]], "Xing Hu": [0, ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Dani Maarouf": [0, ["A Flat Timing-Driven Placement Flow for Modern FPGAs", ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Grewal", "Shawki Areibi"], "https://doi.org/10.1145/3316781.3317743", 0, "dac", 2019]], "Jaekang Shin": [0.9923093914985657, ["An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices", ["Seungkyu Choi", "Jaekang Shin", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3316781.3317769", 0, "dac", 2019]], "Benjamin Carrion Schafer": [0, ["Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration", ["Shuangnan Liu", "Francis C. M. Lau", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3316781.3317754", 0, "dac", 2019]], "Wanli Chang": [0.0032291219104081392, ["Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees", ["Debayan Roy", "Wanli Chang", "Sanjoy K. Mitter", "Samarjit Chakraborty"], "https://doi.org/10.1145/3316781.3317925", 0, "dac", 2019]], "Haitong Li": [0, ["On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators", ["Haitong Li", "Mudit Bhargava", "Paul N. Whatmough", "H.-S. Philip Wong"], "https://doi.org/10.1145/3316781.3317874", 0, "dac", 2019]], "Haoxing Ren": [0, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019], ["PRIMAL: Power Inference using Machine Learning", ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317884", 0, "dac", 2019], ["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317803", 0, "dac", 2019]], "Chandan Kumar Jha": [0, ["SEDA - Single Exact Dual Approximate Adders for Approximate Processors", ["Chandan Kumar Jha", "Joycee Mekie"], "https://doi.org/10.1145/3316781.3322475", 0, "dac", 2019]], "Hyojong Kim": [0.8614600151777267, ["FlashGPU: Placing New Flash Next to GPU Cores", ["Jie Zhang", "Miryeong Kwon", "Hyojong Kim", "Hyesoon Kim", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317827", 0, "dac", 2019]], "Siddharth Garg": [0, ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Rujia Wang": [1.845137035161315e-06, ["H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses", ["Liang Liu", "Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317841", 0, "dac", 2019]], "Henry Sheng": [0, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "Song Bian": [0, ["Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3316781.3317850", 0, "dac", 2019]], "Srikanth V. Krishnamurthy": [0, ["PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack", ["Daimeng Wang", "Zhiyun Qian", "Nael B. Abu-Ghazaleh", "Srikanth V. Krishnamurthy"], "https://doi.org/10.1145/3316781.3317877", 0, "dac", 2019]], "Kwang-Ting Cheng": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Jie Xu": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019], ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "Geraldo F. Oliveira": [0, ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Hsuan Hsiao": [0, ["Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis", ["Hsuan Hsiao", "Jason Anderson"], "https://doi.org/10.1145/3316781.3317924", 0, "dac", 2019]], "Vladimir Rozic": [0, ["Design Principles for True Random Number Generators for Security Applications", ["Milos Grujic", "Vladimir Rozic", "David Johnston", "John Kelsey", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3323482", 0, "dac", 2019]], "Anda Mocuta": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Jaijeet Roychowdhury": [0, ["New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines", ["Tianshi Wang", "Leon Wu", "Jaijeet Roychowdhury"], "https://doi.org/10.1145/3316781.3322473", 0, "dac", 2019]], "Zachary Sherer": [0, ["Dr. BFS: Data Centric Breadth-First Search on FPGAs", ["Eric Finnerty", "Zachary Sherer", "Hang Liu", "Yan Luo"], "https://doi.org/10.1145/3316781.3317802", 0, "dac", 2019]], "Abdullah Ash-Saki": [0, ["QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers", ["Abdullah Ash-Saki", "Mahabubul Alam", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317888", 0, "dac", 2019]], "Frances Ann Hubis": [0, ["Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines", ["Niels Gleinig", "Frances Ann Hubis", "Torsten Hoefler"], "https://doi.org/10.1145/3316781.3317814", 0, "dac", 2019]], "Henri Casanova": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Hyoukjun Kwon": [0.9815546274185181, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Farzad Farshchi": [0, ["SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks", ["Jacob Fustos", "Farzad Farshchi", "Heechul Yun"], "https://doi.org/10.1145/3316781.3317914", 0, "dac", 2019]], "Marjan Sirjani": [0, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Yiran Chen": [0, ["MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications", ["Jiachen Mao", "Qing Yang", "Ang Li", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317865", 0, "dac", 2019], ["Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism", ["Erick Carvajal Barboza", "Nishchal Shukla", "Yiran Chen", "Jiang Hu"], "https://doi.org/10.1145/3316781.3317857", 0, "dac", 2019], ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019], ["ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM", ["Fan Chen", "Linghao Song", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317936", 0, "dac", 2019], ["eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform", ["Runze Liu", "Jianlei Yang", "Yiran Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317820", 0, "dac", 2019]], "Jung Min You": [0, ["MRLoc: Mitigating Row-hammering based on memory Locality", ["Jung Min You", "Joon-Sung Yang"], "https://doi.org/10.1145/3316781.3317866", 0, "dac", 2019]], "Vasileios Leon": [0, ["Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers", ["Vasileios Leon", "Konstantinos Asimakopoulos", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "https://doi.org/10.1145/3316781.3317793", 0, "dac", 2019]], "Hsien-Shih Chiu": [0, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "Vijaykrishnan Narayanan": [0, ["Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing", ["Jinhang Choi", "Zeinab Hakimi", "Philip W. Shin", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3316781.3317792", 0, "dac", 2019]], "Bing Zhao": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Johann Knechtel": [0, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019]], "Fan Yang": [4.2260115151293576e-05, ["No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance", ["Fan Yang", "Youyou Lu", "Youmin Chen", "Haiyu Mao", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317869", 0, "dac", 2019], ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019], ["Efficient Layout Hotspot Detection via Binarized Residual Neural Network", ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3316781.3317811", 0, "dac", 2019]], "Qixing Huang": [0, ["GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks", ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317832", 0, "dac", 2019]], "Shinichi Nishizawa": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "Zirui Xu": [0, ["MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping", ["Fuxun Yu", "Zirui Xu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3317861", 0, "dac", 2019], ["ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device", ["Zirui Xu", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3324696", 0, "dac", 2019]], "Esmaeil Mohammadian Koruyeh": [0, ["SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3316781.3317903", 0, "dac", 2019]], "Hussam Amrouch": [0, ["Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores", ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"], "https://doi.org/10.1145/3316781.3317880", 0, "dac", 2019]], "Junki Park": [0.9288524836301804, ["Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns", ["Jaeha Kung", "Junki Park", "Sehun Park", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317879", 0, "dac", 2019]], "Rajit Karmakar": [0, ["A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis", ["Rajit Karmakar", "Suman Sekhar Jana", "Santanu Chattopadhyay"], "https://doi.org/10.1145/3316781.3317738", 0, "dac", 2019]], "Brian Zimmer": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Ramesh Harjani": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Vidya Govindan": [0, ["United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs", ["Urbi Chatterjee", "Pranesh Santikellur", "Rajat Sadhukhan", "Vidya Govindan", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "https://doi.org/10.1145/3316781.3322480", 0, "dac", 2019]], "Gabriel H. Loh": [0, ["Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory", ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "https://doi.org/10.1145/3316781.3323475", 0, "dac", 2019]], "Duy Thanh Nguyen": [0, ["St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs", ["Duy Thanh Nguyen", "Nhut-Minh Ho", "Ik-Joon Chang"], "https://doi.org/10.1145/3316781.3317915", 0, "dac", 2019]], "Dmitry Ponomarev": [0, ["SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3316781.3317903", 0, "dac", 2019]], "Xu Jiang": [0, ["Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores", ["Xu Jiang", "Nan Guan", "Weichen Liu", "Maolin Yang"], "https://doi.org/10.1145/3316781.3317907", 0, "dac", 2019]], "Dowhan Jung": [0.7126569151878357, ["Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors", ["Jintaek Kang", "Dowhan Jung", "Kwanghyun Chung", "Soonhoi Ha"], "https://doi.org/10.1145/3316781.3317823", 0, "dac", 2019]], "Wenlong Lyu": [0, ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019]], "Henk Corporaal": [0, ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Joycee Mekie": [0, ["SEDA - Single Exact Dual Approximate Adders for Approximate Processors", ["Chandan Kumar Jha", "Joycee Mekie"], "https://doi.org/10.1145/3316781.3322475", 0, "dac", 2019]], "Sungju Ryu": [0.8574278503656387, ["BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation", ["Sungju Ryu", "Hyungjun Kim", "Wooseok Yi", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317784", 0, "dac", 2019]], "Yi-Ting Wang": [4.58181588669504e-07, ["Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros", ["Jai-Ming Lin", "Szu-Ting Li", "Yi-Ting Wang"], "https://doi.org/10.1145/3316781.3317901", 0, "dac", 2019]], "Hanbo Sun": [0.23526178300380707, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019]], "Ramyad Hadidi": [0, ["LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays", ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/3316781.3322472", 0, "dac", 2019], ["Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing", ["Ramyad Hadidi", "Jiashen Cao", "Michael S. Ryoo", "Hyesoon Kim"], "https://doi.org/10.1145/3316781.3322474", 0, "dac", 2019]], "J. Brian Fowlkes": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Weining Song": [2.0244178813300095e-06, ["Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs", ["Shuo Huai", "Weining Song", "Mengying Zhao", "Xiaojun Cai", "Zhiping Jia"], "https://doi.org/10.1145/3316781.3317881", 0, "dac", 2019]], "Krishnendu Chakrabarty": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019], ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019], ["PREEMPT: PReempting Malware by Examining Embedded Processor Traces", ["Kanad Basu", "Rana Elnaggar", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3316781.3317883", 0, "dac", 2019]], "Zhiying Wang": [1.967516774503686e-10, ["Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs", ["Peng Wang", "Sobhan Niknam", "Sheng Ma", "Zhiying Wang", "Todor P. Stefanov"], "https://doi.org/10.1145/3316781.3317917", 0, "dac", 2019]], "Davide Crotti": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Sachin S. Sapatnekar": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019], ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Marina Neseem": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Chun-Xun Lin": [0, ["Essential Building Blocks for Creating an Open-source EDA Project", ["Tsung-Wei Huang", "Chun-Xun Lin", "Guannan Guo", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3323477", 0, "dac", 2019], ["Distributed Timing Analysis at Scale", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3322470", 0, "dac", 2019]], "Hassaan Saadat": [0, ["Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias", ["Hassaan Saadat", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/3316781.3317773", 0, "dac", 2019]], "Pallab Dasgupta": [0, ["ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures", ["Sayandeep Saha", "S. Nishok Kumar", "Sikhar Patranabis", "Debdeep Mukhopadhyay", "Pallab Dasgupta"], "https://doi.org/10.1145/3316781.3317763", 0, "dac", 2019]], "Ming-Jie Fong": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "Hong Liu": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019], ["L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network", ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317854", 0, "dac", 2019]], "Haocheng Li": [0, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019]], "Semeen Rehman": [0, ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019], ["XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge", ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317933", 0, "dac", 2019]], "Sikhar Patranabis": [0, ["ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures", ["Sayandeep Saha", "S. Nishok Kumar", "Sikhar Patranabis", "Debdeep Mukhopadhyay", "Pallab Dasgupta"], "https://doi.org/10.1145/3316781.3317763", 0, "dac", 2019]], "Shubham Jain": [0, ["X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks", ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3316781.3317935", 0, "dac", 2019], ["BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "https://doi.org/10.1145/3316781.3317783", 0, "dac", 2019]], "Nihar Dasari": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Pradip Bose": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Sara Vinco": [0, ["Low-Overhead Power Trace Obfuscation for Smart Meter Privacy", ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/3316781.3317855", 0, "dac", 2019]], "Chaitali Chakrabarti": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Shih-Ting Lin": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "C. Thomas Gray": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Jason Cong": [0, ["Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management", ["Xuechao Wei", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3316781.3317875", 0, "dac", 2019]], "Emmanuel Stapf": [0, ["In Hardware We Trust: Gains and Pains of Hardware-assisted Security", ["Lejla Batina", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "https://doi.org/10.1145/3316781.3323480", 0, "dac", 2019]], "Sudeep Pasricha": [0, ["Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing", ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "https://doi.org/10.1145/3316781.3317851", 0, "dac", 2019]], "Guannan Guo": [0, ["Essential Building Blocks for Creating an Open-source EDA Project", ["Tsung-Wei Huang", "Chun-Xun Lin", "Guannan Guo", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3323477", 0, "dac", 2019]], "Hang Lu": [0, ["HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs", ["Ning Lin", "Hang Lu", "Xin Wei", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317837", 0, "dac", 2019]], "Yongpan Liu": [0, ["A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs", ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "https://doi.org/10.1145/3316781.3317737", 0, "dac", 2019]], "Avesta Sasan": [0, ["Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks", ["Hadi Mardani Kamali", "Kimia Zamiri Azar", "Houman Homayoun", "Avesta Sasan"], "https://doi.org/10.1145/3316781.3317831", 0, "dac", 2019], ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Shimeng Yu": [3.562477672858222e-07, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Preeti Ranjan Panda": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Mingyu Woo": [0.3968661278486252, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Shaojun Wei": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019], ["L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network", ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317854", 0, "dac", 2019], ["A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures", ["Xingchen Man", "Leibo Liu", "Jianfeng Zhu", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317745", 0, "dac", 2019]], "Hemangee K. Kapoor": [0, ["Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs", ["Sonal Yadav", "Vijay Laxmi", "Manoj Singh Gaur", "Hemangee K. Kapoor"], "https://doi.org/10.1145/3316781.3322471", 0, "dac", 2019]], "Joonsang Yu": [0.9997560083866119, ["Acceleration of DNN Backward Propagation by Selective Computation of Gradients", ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "https://doi.org/10.1145/3316781.3317755", 0, "dac", 2019]], "Carles Hernandez": [0, ["DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip", ["Tomas Picornell", "Jose Flich", "Carles Hernandez", "Jose Duato"], "https://doi.org/10.1145/3316781.3317794", 0, "dac", 2019]], "Kiamal Z. Pekmestzi": [0, ["Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers", ["Vasileios Leon", "Konstantinos Asimakopoulos", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "https://doi.org/10.1145/3316781.3317793", 0, "dac", 2019]], "Jingtong Hu": [0, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019]], "Qiao Li": [0, ["Leveraging Approximate Data for Robust Flash Storage", ["Qiao Li", "Liang Shi", "Jun Yang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317848", 0, "dac", 2019]], "David Johnston": [0, ["Design Principles for True Random Number Generators for Security Applications", ["Milos Grujic", "Vladimir Rozic", "David Johnston", "John Kelsey", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3323482", 0, "dac", 2019]], "Suman Sekhar Jana": [0, ["A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis", ["Rajit Karmakar", "Suman Sekhar Jana", "Santanu Chattopadhyay"], "https://doi.org/10.1145/3316781.3317738", 0, "dac", 2019]], "Dmitry Evtyushkin": [0, ["SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3316781.3317903", 0, "dac", 2019]], "Oliver Kripfgans": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Trong Huynh Bao": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Ghada Dessouky": [0, ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019]], "Gaoxiang Xu": [0, ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "Dominik Stoffel": [0, ["ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization", ["Michael Schwarz", "Raphael Stahl", "Daniel Muller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/3316781.3317756", 0, "dac", 2019]], "Eric Cheng": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Michael S. Ryoo": [1, ["Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing", ["Ramyad Hadidi", "Jiashen Cao", "Michael S. Ryoo", "Hyesoon Kim"], "https://doi.org/10.1145/3316781.3322474", 0, "dac", 2019]], "Jason Anderson": [0, ["Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis", ["Hsuan Hsiao", "Jason Anderson"], "https://doi.org/10.1145/3316781.3317924", 0, "dac", 2019]], "Tsung-Wei Huang": [0, ["Essential Building Blocks for Creating an Open-source EDA Project", ["Tsung-Wei Huang", "Chun-Xun Lin", "Guannan Guo", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3323477", 0, "dac", 2019], ["A General Cache Framework for Efficient Generation of Timing Critical Paths", ["Kuan-Ming Lai", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/3316781.3317744", 0, "dac", 2019], ["Distributed Timing Analysis at Scale", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3322470", 0, "dac", 2019]], "Nikos Nikoleris": [0, ["Efficient State Retention through Paged Memory Management for Reactive Transient Computing", ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "https://doi.org/10.1145/3316781.3317812", 0, "dac", 2019]], "Guihai Yan": [0, ["ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications", ["Shijun Gong", "Jiajun Li", "Wenyan Lu", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317910", 0, "dac", 2019]], "Justin Morris": [0, ["BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing", ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317785", 0, "dac", 2019]], "Tao Liu": [0, ["A Fault-Tolerant Neural Network Architecture", ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "https://doi.org/10.1145/3316781.3317742", 0, "dac", 2019]], "Steven M. Burns": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Mingsong Chen": [0, ["Sample-Guided Automated Synthesis for CCSL Specifications", ["Ming Hu", "Tongquan Wei", "Min Zhang", "Frederic Mallet", "Mingsong Chen"], "https://doi.org/10.1145/3316781.3317904", 0, "dac", 2019]], "Pankaj Bhowmik": [0, ["Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors", ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "https://doi.org/10.1145/3316781.3322481", 0, "dac", 2019]], "Swagath Venkataramani": [0, ["BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "https://doi.org/10.1145/3316781.3317783", 0, "dac", 2019]], "Lambert Leong": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Juejian Wu": [7.268078661581967e-05, ["A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs", ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "https://doi.org/10.1145/3316781.3317737", 0, "dac", 2019]], "Girish Pahwa": [0, ["Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores", ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"], "https://doi.org/10.1145/3316781.3317880", 0, "dac", 2019]], "Ingrid Verbauwhede": [0, ["Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme", ["Angshuman Karmakar", "Sujoy Sinha Roy", "Frederik Vercauteren", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3317887", 0, "dac", 2019], ["Design Principles for True Random Number Generators for Security Applications", ["Milos Grujic", "Vladimir Rozic", "David Johnston", "John Kelsey", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3323482", 0, "dac", 2019]], "Changsheng Xie": [0, ["WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime", ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "https://doi.org/10.1145/3316781.3317929", 0, "dac", 2019]], "Hoang M. Le": [0, ["Temporal Tracing of On-Chip Signals using Timeprints", ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317920", 0, "dac", 2019], ["Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study", ["Vladimir Herdt", "Daniel Grosse", "Hoang M. Le", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317807", 0, "dac", 2019]], "Huiyu Mo": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019], ["L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network", ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317854", 0, "dac", 2019]], "Jie Lin": [0, ["Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping", ["Zhezhi He", "Jie Lin", "Rickard Ewetz", "Jiann-Shiun Yuan", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317870", 0, "dac", 2019]], "Christophe Bobda": [0, ["Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors", ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "https://doi.org/10.1145/3316781.3322481", 0, "dac", 2019]], "Di Wu": [0.0006083871703594923, ["In-Stream Stochastic Division and Square Root via Correlation", ["Di Wu", "Joshua San Miguel"], "https://doi.org/10.1145/3316781.3317844", 0, "dac", 2019]], "Daniel Grosse": [0, ["RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317898", 0, "dac", 2019], ["Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study", ["Vladimir Herdt", "Daniel Grosse", "Hoang M. Le", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317807", 0, "dac", 2019]], "Muhammad Abdullah Hanif": [0, ["CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators", ["Muhammad Abdullah Hanif", "Faiq Khalid", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317787", 0, "dac", 2019], ["autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components", ["Vojtech Mrazek", "Muhammad Abdullah Hanif", "Zdenek Vasicek", "Lukas Sekanina", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317781", 0, "dac", 2019], ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Uday Mallappa": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Alper Buyuktosunoglu": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Mark Horton": [0, ["On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers", ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "https://doi.org/10.1145/3316781.3317873", 0, "dac", 2019]], "Liang Liu": [0, ["H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses", ["Liang Liu", "Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317841", 0, "dac", 2019]], "Biying Xu": [0, ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019]], "Deming Chen": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019], ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Swarup Bhunia": [0, ["The Metric Matters: The Art of Measuring Trust in Electronics", ["Jonathan Cruz", "Prabhat Mishra", "Swarup Bhunia"], "https://doi.org/10.1145/3316781.3323488", 0, "dac", 2019]], "Brucek Khailany": [0, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019], ["PRIMAL: Power Inference using Machine Learning", ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317884", 0, "dac", 2019], ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019], ["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317803", 0, "dac", 2019]], "Mahdi Nazm Bojnordi": [0, ["STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling", ["Payman Behnam", "Mahdi Nazm Bojnordi"], "https://doi.org/10.1145/3316781.3317819", 0, "dac", 2019], ["ReTagger: An Efficient Controller for DRAM Cache Architectures", ["Mahdi Nazm Bojnordi", "Farhan Nasrullah"], "https://doi.org/10.1145/3316781.3317895", 0, "dac", 2019]], "Bingqing Lin": [0, ["Sensor Drift Calibration via Spatial Correlation Model in Smart Building", ["Tinghuan Chen", "Bingqing Lin", "Hao Geng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317909", 0, "dac", 2019]], "Prakash Saivasan": [0, ["Temporal Tracing of On-Chip Signals using Timeprints", ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317920", 0, "dac", 2019]], "Mohammad Reza Mahmoodi": [0, ["ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS", ["Mohammad Reza Mahmoodi", "Hussein Nili", "Shabnam Larimian", "Xinjie Guo", "Dmitri B. Strukov"], "https://doi.org/10.1145/3316781.3324890", 0, "dac", 2019]], "Hai Cao": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Arijit Raychowdhury": [0, ["X-DeepSCA: Cross-Device Deep Learning Side Channel Attack", ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "https://doi.org/10.1145/3316781.3317934", 0, "dac", 2019]], "Utteja Kallakuri": [0, ["On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers", ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "https://doi.org/10.1145/3316781.3317873", 0, "dac", 2019]], "Rickard Ewetz": [0, ["Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping", ["Zhezhi He", "Jie Lin", "Rickard Ewetz", "Jiann-Shiun Yuan", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317870", 0, "dac", 2019]], "Qingfeng Zhuge": [0, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019], ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019]], "Saugata Ghose": [0, ["Enabling Practical Processing in and near Memory for Data-Intensive Computing", ["Onur Mutlu", "Saugata Ghose", "Juan Gomez-Luna", "Rachata Ausavarungnirun"], "https://doi.org/10.1145/3316781.3323476", 0, "dac", 2019]], "Yu Zou": [0, ["Graph-Morphing: Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis", ["Yu Zou", "Mingjie Lin"], "https://doi.org/10.1145/3316781.3317834", 0, "dac", 2019]], "Alex S. Weddell": [0, ["Efficient State Retention through Paged Memory Management for Reactive Transient Computing", ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "https://doi.org/10.1145/3316781.3317812", 0, "dac", 2019]], "Hyungjun Kim": [0.9916885048151016, ["BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation", ["Sungju Ryu", "Hyungjun Kim", "Wooseok Yi", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317784", 0, "dac", 2019]], "Manuel Egele": [0, ["Towards Practical Record and Replay for Mobile Applications", ["Onur Sahin", "Assel Aliyeva", "Hariharan Mathavan", "Ayse Kivilcim Coskun", "Manuel Egele"], "https://doi.org/10.1145/3316781.3322476", 0, "dac", 2019]], "Daniel Mueller-Gritschneder": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Cong Hao": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Tulika Mitra": [0, ["Time-Predictable Computing by Design: Looking Back, Looking Forward", ["Tulika Mitra"], "https://doi.org/10.1145/3316781.3323489", 0, "dac", 2019]], "Santosh Ghosh": [0, ["X-DeepSCA: Cross-Device Deep Learning Side Channel Attack", ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "https://doi.org/10.1145/3316781.3317934", 0, "dac", 2019]], "Ayse Kivilcim Coskun": [0, ["Towards Practical Record and Replay for Mobile Applications", ["Onur Sahin", "Assel Aliyeva", "Hariharan Mathavan", "Ayse Kivilcim Coskun", "Manuel Egele"], "https://doi.org/10.1145/3316781.3322476", 0, "dac", 2019]], "Haiyu Mao": [0, ["No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance", ["Fan Yang", "Youyou Lu", "Youmin Chen", "Haiyu Mao", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317869", 0, "dac", 2019]], "Houman Homayoun": [0, ["Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks", ["Hadi Mardani Kamali", "Kimia Zamiri Azar", "Houman Homayoun", "Avesta Sasan"], "https://doi.org/10.1145/3316781.3317831", 0, "dac", 2019], ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019], ["On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers", ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "https://doi.org/10.1145/3316781.3317873", 0, "dac", 2019]], "Sungroh Yoon": [1, ["Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks", ["Seongsik Park", "Sei Joon Kim", "Hyeokjun Choe", "Sungroh Yoon"], "https://doi.org/10.1145/3316781.3317822", 0, "dac", 2019]], "Xiao Shi": [0, ["Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation", ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "https://doi.org/10.1145/3316781.3317863", 0, "dac", 2019]], "Jeng-Hua Wei": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Riadul Islam": [0, ["Predicting DRC Violations Using Ensemble Random Forest Algorithm", ["Riadul Islam", "Md Asif Shahjalal"], "https://doi.org/10.1145/3316781.3322478", 0, "dac", 2019]], "Miryeong Kwon": [0.999713271856308, ["FlashGPU: Placing New Flash Next to GPU Cores", ["Jie Zhang", "Miryeong Kwon", "Hyojong Kim", "Hyesoon Kim", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317827", 0, "dac", 2019]], "Kyungwook Chang": [0.9999757707118988, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019]], "Lukas Burgholzer": [0, ["Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations", ["Robert Wille", "Lukas Burgholzer", "Alwin Zulehner"], "https://doi.org/10.1145/3316781.3317859", 0, "dac", 2019]], "Ulf Schlichtmann": [0, ["MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports", ["Xing Huang", "Tsung-Yi Ho", "Wenzhong Guo", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3316781.3317864", 0, "dac", 2019], ["ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization", ["Michael Schwarz", "Raphael Stahl", "Daniel Muller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/3316781.3317756", 0, "dac", 2019], ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Sebastian Steinhorst": [0, ["Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference", ["Artur Mrowca", "Martin Nocker", "Sebastian Steinhorst", "Stephan Gunnemann"], "https://doi.org/10.1145/3316781.3317847", 0, "dac", 2019]], "Akash Kumar": [0, ["A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems", ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"], "https://doi.org/10.1145/3316781.3317746", 0, "dac", 2019]], "Xinyi Zhang": [0, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019]], "Abdelrahman Hosny": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Ben Keller": [0, ["PRIMAL: Power Inference using Machine Learning", ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317884", 0, "dac", 2019]], "Sai Manoj Pudukotai Dinakarrao": [0, ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Bei Yu": [0.0048326634569093585, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019], ["Sensor Drift Calibration via Spatial Correlation Model in Smart Building", ["Tinghuan Chen", "Bingqing Lin", "Hao Geng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317909", 0, "dac", 2019], ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019], ["Faster Region-based Hotspot Detection", ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317824", 0, "dac", 2019], ["Efficient Layout Hotspot Detection via Binarized Residual Neural Network", ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3316781.3317811", 0, "dac", 2019], ["DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder", ["Haoyu Yang", "Piyush Pathak", "Frank Gennari", "Ya-Chieh Lai", "Bei Yu"], "https://doi.org/10.1145/3316781.3317795", 0, "dac", 2019], ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Abhrajit Sengupta": [0, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019]], "Steve Dai": [0, ["Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning", ["Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317842", 0, "dac", 2019]], "Yanjing Li": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Hyungmin Cho": [0.9681252092123032, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Armin Wasicek": [0, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Ruizhou Ding": [0, ["FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference", ["Ruizhou Ding", "Zeye Liu", "Ting-Wu Chin", "Diana Marculescu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/3316781.3317828", 0, "dac", 2019]], "Chun-Feng Wu": [9.952603477358934e-06, ["Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang", "Chun-Feng Wu"], "https://doi.org/10.1145/3316781.3317817", 0, "dac", 2019]], "Shenggang Chen": [0, ["ANN Based Admission Control for On-Chip Networks", ["Boqian Wang", "Zhonghai Lu", "Shenggang Chen"], "https://doi.org/10.1145/3316781.3317772", 0, "dac", 2019]], "Zhongjie Wu": [2.034990842503248e-09, ["ASCache: An Approximate SSD Cache for Error-Tolerant Applications", ["Fei Li", "Youyou Lu", "Zhongjie Wu", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317778", 0, "dac", 2019]], "Marcos T. Leipnitz": [0, ["High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs", ["Marcos T. Leipnitz", "Gabriel L. Nazar"], "https://doi.org/10.1145/3316781.3317839", 0, "dac", 2019]], "Jiao Sun": [0.00019799729489022866, ["AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM", ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317764", 0, "dac", 2019]], "Pu Zhao": [0, ["Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks", ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "https://doi.org/10.1145/3316781.3317825", 0, "dac", 2019]], "Masayuki Hiromoto": [0, ["Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3316781.3317850", 0, "dac", 2019]], "Paul N. Whatmough": [0, ["On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators", ["Haitong Li", "Mudit Bhargava", "Paul N. Whatmough", "H.-S. Philip Wong"], "https://doi.org/10.1145/3316781.3317874", 0, "dac", 2019]], "Niels Gleinig": [0, ["Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines", ["Niels Gleinig", "Frances Ann Hubis", "Torsten Hoefler"], "https://doi.org/10.1145/3316781.3317814", 0, "dac", 2019]], "Kourosh Hakhamaneshi": [0, ["Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization", ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"], "https://doi.org/10.1145/3316781.3322468", 0, "dac", 2019]], "Karthikeyan Natarajan": [0, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019]], "Meghna Madhusudan": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Marco Pistoia": [0, ["Efficient Circuits for Quantum Search over 2D Square Lattice Architecture", ["Shaohan Hu", "Dmitri Maslov", "Marco Pistoia", "Jay M. Gambetta"], "https://doi.org/10.1145/3316781.3322464", 0, "dac", 2019]], "Kai Ni": [0, ["A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs", ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "https://doi.org/10.1145/3316781.3317737", 0, "dac", 2019]], "Changhao Yan": [0, ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019]], "Kallol Roy": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Jihong Kim": [1, ["RansomBlocker: a Low-Overhead Ransomware-Proof SSD", ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "https://doi.org/10.1145/3316781.3317889", 0, "dac", 2019]], "Xiangdong Hu": [0, ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019]], "Qiang Li": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019], ["L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network", ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317854", 0, "dac", 2019]], "Giulio Zizzo": [0, ["Adversarial Machine Learning Beyond the Image Domain", ["Giulio Zizzo", "Chris Hankin", "Sergio Maffeis", "Kevin Jones"], "https://doi.org/10.1145/3316781.3323470", 0, "dac", 2019]], "Sobhan Niknam": [0, ["Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs", ["Peng Wang", "Sobhan Niknam", "Sheng Ma", "Zhiying Wang", "Todor P. Stefanov"], "https://doi.org/10.1145/3316781.3317917", 0, "dac", 2019]], "Hyeokjun Choe": [0.9972187280654907, ["Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks", ["Seongsik Park", "Sei Joon Kim", "Hyeokjun Choe", "Sungroh Yoon"], "https://doi.org/10.1145/3316781.3317822", 0, "dac", 2019]], "Guowei Wu": [3.618762089985239e-08, ["Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines", ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "https://doi.org/10.1145/3316781.3317932", 0, "dac", 2019]], "Qun Jia": [0, ["ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference", ["Dong Wang", "Ke Xu", "Qun Jia", "Soheil Ghiasi"], "https://doi.org/10.1145/3316781.3317753", 0, "dac", 2019]], "Runze Liu": [0, ["eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform", ["Runze Liu", "Jianlei Yang", "Yiran Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317820", 0, "dac", 2019]], "Kunal Singhal": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Moslem Didehban": [0, ["Software Approaches for In-time Resilience", ["Aviral Shrivastava", "Moslem Didehban"], "https://doi.org/10.1145/3316781.3323487", 0, "dac", 2019]], "Xiaochun Ye": [3.1948990120156395e-09, ["Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture", ["Farzaneh Zokaee", "Mingzhe Zhang", "Xiaochun Ye", "Dongrui Fan", "Lei Jiang"], "https://doi.org/10.1145/3316781.3317858", 0, "dac", 2019]], "Li Jiang": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Kunal Bagewadi": [0, ["REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices", ["Ganapati Bhat", "Kunal Bagewadi", "Hyung Gyu Lee", "Umit Y. Ogras"], "https://doi.org/10.1145/3316781.3317892", 0, "dac", 2019]], "Sanjoy K. Mitter": [0, ["Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees", ["Debayan Roy", "Wanli Chang", "Sanjoy K. Mitter", "Samarjit Chakraborty"], "https://doi.org/10.1145/3316781.3317925", 0, "dac", 2019]], "Zhuo Feng": [0, ["Effective-Resistance Preserving Spectral Reduction of Graphs", ["Zhiqiang Zhao", "Zhuo Feng"], "https://doi.org/10.1145/3316781.3317809", 0, "dac", 2019]], "Xiang Chen": [0, ["MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping", ["Fuxun Yu", "Zirui Xu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3317861", 0, "dac", 2019], ["ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device", ["Zirui Xu", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3324696", 0, "dac", 2019]], "Ronald G. Dreslinski": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Debdeep Mukhopadhyay": [0, ["ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures", ["Sayandeep Saha", "S. Nishok Kumar", "Sikhar Patranabis", "Debdeep Mukhopadhyay", "Pallab Dasgupta"], "https://doi.org/10.1145/3316781.3317763", 0, "dac", 2019], ["United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs", ["Urbi Chatterjee", "Pranesh Santikellur", "Rajat Sadhukhan", "Vidya Govindan", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "https://doi.org/10.1145/3316781.3322480", 0, "dac", 2019], ["How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering?", ["Manaar Alam", "Debdeep Mukhopadhyay"], "https://doi.org/10.1145/3316781.3322465", 0, "dac", 2019]], "Raymond G. Beausoleil": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Ming Hu": [0, ["Sample-Guided Automated Synthesis for CCSL Specifications", ["Ming Hu", "Tongquan Wei", "Min Zhang", "Frederic Mallet", "Mingsong Chen"], "https://doi.org/10.1145/3316781.3317904", 0, "dac", 2019]], "Bosheng Liu": [0, ["Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques", ["Xiaoming Chen", "Longxiang Yin", "Bosheng Liu", "Yinhe Han"], "https://doi.org/10.1145/3316781.3322477", 0, "dac", 2019]], "Wenqin Huangfu": [0, ["Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory", ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "https://doi.org/10.1145/3316781.3323475", 0, "dac", 2019]], "Shuo Wang": [0.00021898005797993392, ["E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System", ["Runbin Shi", "Junjie Liu", "Hayden Kwok-Hay So", "Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3316781.3317813", 0, "dac", 2019]], "Tian-Sheuan Chang": [5.516885776338243e-13, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Hiroki Matsutani": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Md Asif Shahjalal": [0, ["Predicting DRC Violations Using Ensemble Random Forest Algorithm", ["Riadul Islam", "Md Asif Shahjalal"], "https://doi.org/10.1145/3316781.3322478", 0, "dac", 2019]], "Gianvito Urgese": [0, ["Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR", ["Francesco Barchi", "Gianvito Urgese", "Enrico Macii", "Andrea Acquaviva"], "https://doi.org/10.1145/3316781.3317789", 0, "dac", 2019]], "Md Jubaer Hossain Pantho": [0, ["Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors", ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "https://doi.org/10.1145/3316781.3322481", 0, "dac", 2019]], "Victor N. Kravets": [0, ["Comprehensive Search for ECO Rectification Using Symbolic Sampling", ["Victor N. Kravets", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3316781.3317790", 0, "dac", 2019]], "Nimish Shah": [0, ["ProbLP: A framework for low-precision probabilistic inference", ["Nimish Shah", "Laura I. Galindez Olascoaga", "Wannes Meert", "Marian Verhelst"], "https://doi.org/10.1145/3316781.3317885", 0, "dac", 2019]], "Yi-Ting Lin": [0, ["Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials", ["Yi-Ting Lin", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/3316781.3317871", 0, "dac", 2019]], "Hanchen Jin": [0.00047968715080060065, ["Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES", ["Zhenghong Jiang", "Hanchen Jin", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317798", 0, "dac", 2019]], "Shunzhuo Wang": [2.939924553801987e-10, ["WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime", ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "https://doi.org/10.1145/3316781.3317929", 0, "dac", 2019]], "Jaeha Kung": [0.9453411847352982, ["Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns", ["Jaeha Kung", "Junki Park", "Sehun Park", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317879", 0, "dac", 2019]], "Jiashen Cao": [0, ["Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing", ["Ramyad Hadidi", "Jiashen Cao", "Michael S. Ryoo", "Hyesoon Kim"], "https://doi.org/10.1145/3316781.3322474", 0, "dac", 2019]], "Alessandro Artussi": [0, ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Alwin Zulehner": [0, ["Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations", ["Robert Wille", "Lukas Burgholzer", "Alwin Zulehner"], "https://doi.org/10.1145/3316781.3317859", 0, "dac", 2019]], "Marco Widmer": [0, ["FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems", ["Marco Widmer", "Andrea Bonetti", "Andreas Burg"], "https://doi.org/10.1145/3316781.3317830", 0, "dac", 2019]], "Shengwu Xiong": [0, ["Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading", ["Yajuan Du", "Yao Zhou", "Meng Zhang", "Wei Liu", "Shengwu Xiong"], "https://doi.org/10.1145/3316781.3317759", 0, "dac", 2019]], "Hayden Kwok-Hay So": [6.5033909247419475e-12, ["E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System", ["Runbin Shi", "Junjie Liu", "Hayden Kwok-Hay So", "Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3316781.3317813", 0, "dac", 2019]], "Hao Chen": [0, ["Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis", ["Hao Chen", "Shao-Chun Hung", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3316781.3317801", 0, "dac", 2019], ["A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing", ["Chen-Hao Hsu", "Shao-Chun Hung", "Hao Chen", "Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317740", 0, "dac", 2019]], "Angshuman Karmakar": [0, ["Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme", ["Angshuman Karmakar", "Sujoy Sinha Roy", "Frederik Vercauteren", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3317887", 0, "dac", 2019]], "Yecheng Zhao": [0, ["Dynamic Switching Speed Reconfiguration for Engine Performance Optimization", ["Chao Peng", "Yecheng Zhao", "Haibo Zeng"], "https://doi.org/10.1145/3316781.3317806", 0, "dac", 2019]], "Mohamed Baker Alawieh": [0, ["Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models", ["Mohamed Baker Alawieh", "Sinead A. Williamson", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317896", 0, "dac", 2019], ["LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks", ["Wei Ye", "Mohamed Baker Alawieh", "Yibo Lin", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317852", 0, "dac", 2019], ["GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks", ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317832", 0, "dac", 2019]], "Pranesh Santikellur": [0, ["United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs", ["Urbi Chatterjee", "Pranesh Santikellur", "Rajat Sadhukhan", "Vidya Govindan", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "https://doi.org/10.1145/3316781.3322480", 0, "dac", 2019]], "Vivek Chaturvedi": [0, ["LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management", ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317849", 0, "dac", 2019]], "Lutong Wang": [2.7056159979110816e-07, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Kuan-Ming Lai": [0, ["A General Cache Framework for Efficient Generation of Timing Critical Paths", ["Kuan-Ming Lai", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/3316781.3317744", 0, "dac", 2019]], "Faen Zhang": [0, ["Efficient GPU NVRAM Persistence with Helper Warps", ["Sui Chen", "Faen Zhang", "Lei Liu", "Lu Peng"], "https://doi.org/10.1145/3316781.3317810", 0, "dac", 2019]], "Woo Young Cho": [0.998606950044632, ["LL-PCM: Low-Latency Phase Change Memory Architecture", ["Nam Sung Kim", "Choungki Song", "Woo Young Cho", "Jian Huang", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317853", 0, "dac", 2019]], "Michael Werner": [0, ["Increasing Soft Error Resilience by Software Transformation", ["Michael Werner", "Keerthikumara Devarajegowda", "Moomen Chaari", "Wolfgang Ecker"], "https://doi.org/10.1145/3316781.3323479", 0, "dac", 2019]], "Andrew B. Kahng": [8.938485951404118e-09, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "You Huang": [0, ["Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System", ["Junzhong Shen", "Deguang Wang", "You Huang", "Mei Wen", "Chunyuan Zhang"], "https://doi.org/10.1145/3316781.3317906", 0, "dac", 2019]], "Chun-Hsien Li": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Hidetoshi Onodera": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "M. Hassan Najafi": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Yaoyao Chi": [0, ["Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks", ["Jinghao Sun", "Nan Guan", "Xiaoqing Wang", "Chenhan Jin", "Yaoyao Chi"], "https://doi.org/10.1145/3316781.3317891", 0, "dac", 2019]], "Jisung Park": [0.886696070432663, ["RansomBlocker: a Low-Overhead Ransomware-Proof SSD", ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "https://doi.org/10.1145/3316781.3317889", 0, "dac", 2019]], "Lei Liu": [0, ["Efficient GPU NVRAM Persistence with Helper Warps", ["Sui Chen", "Faen Zhang", "Lei Liu", "Lu Peng"], "https://doi.org/10.1145/3316781.3317810", 0, "dac", 2019]], "Luca P. Carloni": [0, ["A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors", ["Jihye Kwon", "Matthew M. Ziegler", "Luca P. Carloni"], "https://doi.org/10.1145/3316781.3323919", 0, "dac", 2019]], "Desmond A. Kirkpatrick": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Sujeong Jo": [0.9910762906074524, ["Acceleration of DNN Backward Propagation by Selective Computation of Gradients", ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "https://doi.org/10.1145/3316781.3317755", 0, "dac", 2019]], "Nele Mentens": [0, ["In Hardware We Trust: Gains and Pains of Hardware-assisted Security", ["Lejla Batina", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "https://doi.org/10.1145/3316781.3323480", 0, "dac", 2019]], "Rafael Trapani Possignolo": [0, ["SMatch: Structural Matching for Fast Resynthesis in FPGAs", ["Rafael Trapani Possignolo", "Jose Renau"], "https://doi.org/10.1145/3316781.3317912", 0, "dac", 2019]], "Xingyi Liu": [0, ["Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding", ["Xingyi Liu", "Keshab K. Parhi"], "https://doi.org/10.1145/3316781.3317791", 0, "dac", 2019]], "Ang Li": [0, ["MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications", ["Jiachen Mao", "Qing Yang", "Ang Li", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317865", 0, "dac", 2019]], "Mahmut T. Kandemir": [0, ["Effect of Distributed Directories in Mesh Interconnects", ["Marcos Horro", "Mahmut T. Kandemir", "Louis-Noel Pouchet", "Gabriel Rodriguez", "Juan Tourino"], "https://doi.org/10.1145/3316781.3317808", 0, "dac", 2019]], "Erick Carvajal Barboza": [0, ["Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism", ["Erick Carvajal Barboza", "Nishchal Shukla", "Yiran Chen", "Jiang Hu"], "https://doi.org/10.1145/3316781.3317857", 0, "dac", 2019]], "Debayan Roy": [0, ["Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees", ["Debayan Roy", "Wanli Chang", "Sanjoy K. Mitter", "Samarjit Chakraborty"], "https://doi.org/10.1145/3316781.3317925", 0, "dac", 2019]], "Vijayalakshmi Srinivasan": [0, ["BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "https://doi.org/10.1145/3316781.3317783", 0, "dac", 2019]], "Seongsik Park": [0.9996199309825897, ["Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks", ["Seongsik Park", "Sei Joon Kim", "Hyeokjun Choe", "Sungroh Yoon"], "https://doi.org/10.1145/3316781.3317822", 0, "dac", 2019]], "Mario R. Casu": [0, ["Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms", ["Junnan Shan", "Mario R. Casu", "Jordi Cortadella", "Luciano Lavagno", "Mihai T. Lazarescu"], "https://doi.org/10.1145/3316781.3317821", 0, "dac", 2019]], "Liang Feng": [0, ["LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", ["Liang Feng", "Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "https://doi.org/10.1145/3316781.3317846", 0, "dac", 2019]], "Joseph Primmer": [0, ["Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications", ["Gai Liu", "Joseph Primmer", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317890", 0, "dac", 2019]], "Frederik Vercauteren": [0, ["Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme", ["Angshuman Karmakar", "Sujoy Sinha Roy", "Frederik Vercauteren", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3317887", 0, "dac", 2019]], "Kangjun Bai": [0.5, ["Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology", ["Kangjun Bai", "Qiyuan An", "Yang Yi"], "https://doi.org/10.1145/3316781.3317796", 0, "dac", 2019]], "Song Han": [0.020217030309140682, ["Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources", ["Zimeng Zhou", "Chenchen Fu", "Chun Jason Xue", "Song Han"], "https://doi.org/10.1145/3316781.3317926", 0, "dac", 2019], ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019]], "Hongtao Zhong": [0, ["A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs", ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "https://doi.org/10.1145/3316781.3317737", 0, "dac", 2019]], "Farhan Nasrullah": [0, ["ReTagger: An Efficient Controller for DRAM Cache Architectures", ["Mahdi Nazm Bojnordi", "Farhan Nasrullah"], "https://doi.org/10.1145/3316781.3317895", 0, "dac", 2019]], "Daimeng Wang": [2.711532332000388e-08, ["PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack", ["Daimeng Wang", "Zhiyun Qian", "Nael B. Abu-Ghazaleh", "Srikanth V. Krishnamurthy"], "https://doi.org/10.1145/3316781.3317877", 0, "dac", 2019]], "Jihye Kwon": [0.8476993888616562, ["A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors", ["Jihye Kwon", "Matthew M. Ziegler", "Luca P. Carloni"], "https://doi.org/10.1145/3316781.3323919", 0, "dac", 2019]], "Hu He": [0, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Xianzhang Chen": [0, ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019], ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Sonal Yadav": [0, ["Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs", ["Sonal Yadav", "Vijay Laxmi", "Manoj Singh Gaur", "Hemangee K. Kapoor"], "https://doi.org/10.1145/3316781.3322471", 0, "dac", 2019]], "Wei Ye": [0.00018742437532637268, ["LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks", ["Wei Ye", "Mohamed Baker Alawieh", "Yibo Lin", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317852", 0, "dac", 2019]], "Xiaoyao Liang": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Cheng Gongye": [0, ["Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks", ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "https://doi.org/10.1145/3316781.3317825", 0, "dac", 2019]], "Kishor Kunal": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Farinaz Koushanfar": [0, ["ARM2GC: Succinct Garbled Processor for Secure Computation", ["Ebrahim M. Songhori", "M. Sadegh Riazi", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3316781.3317777", 0, "dac", 2019]], "Sudhakar Yalamanchili": [0, ["LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays", ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/3316781.3322472", 0, "dac", 2019]], "Szu-Ting Li": [0, ["Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros", ["Jai-Ming Lin", "Szu-Ting Li", "Yi-Ting Wang"], "https://doi.org/10.1145/3316781.3317901", 0, "dac", 2019]], "Kang Liu": [0, ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Xiyuan Tang": [0, ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019]], "Mahabubul Alam": [0, ["QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers", ["Abdullah Ash-Saki", "Mahabubul Alam", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317888", 0, "dac", 2019]], "Frank Liu": [0, ["A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation", ["He Zhou", "Sunil P. Khatri", "Jiang Hu", "Frank Liu"], "https://doi.org/10.1145/3316781.3317748", 0, "dac", 2019]], "Michael Hutter": [0, ["Protecting RISC-V against Side-Channel Attacks", ["Elke De Mulder", "Samatha Gummalla", "Michael Hutter"], "https://doi.org/10.1145/3316781.3323485", 0, "dac", 2019]], "Ningfang Mi": [0, ["What does Vibration do to Your SSD?", ["Janki Bhimani", "Tirthak Patel", "Ningfang Mi", "Devesh Tiwari"], "https://doi.org/10.1145/3316781.3317931", 0, "dac", 2019]], "Manaar Alam": [0, ["How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering?", ["Manaar Alam", "Debdeep Mukhopadhyay"], "https://doi.org/10.1145/3316781.3322465", 0, "dac", 2019]], "Payman Behnam": [0, ["STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling", ["Payman Behnam", "Mahdi Nazm Bojnordi"], "https://doi.org/10.1145/3316781.3317819", 0, "dac", 2019]], "Shaolan Li": [0, ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019]], "Vojtech Mrazek": [0, ["autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components", ["Vojtech Mrazek", "Muhammad Abdullah Hanif", "Zdenek Vasicek", "Lukas Sekanina", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317781", 0, "dac", 2019]], "Dmitri B. Strukov": [0, ["ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS", ["Mohammad Reza Mahmoodi", "Hussein Nili", "Shabnam Larimian", "Xinjie Guo", "Dmitri B. Strukov"], "https://doi.org/10.1145/3316781.3324890", 0, "dac", 2019]], "Nael B. Abu-Ghazaleh": [0, ["SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3316781.3317903", 0, "dac", 2019], ["PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack", ["Daimeng Wang", "Zhiyun Qian", "Nael B. Abu-Ghazaleh", "Srikanth V. Krishnamurthy"], "https://doi.org/10.1145/3316781.3317877", 0, "dac", 2019]], "Yuan Zhou": [0, ["PRIMAL: Power Inference using Machine Learning", ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317884", 0, "dac", 2019]], "Qiang Sun": [0.004053857177495956, ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019]], "John Kim": [1, ["A Novel Covert Channel Attack Using Memory Encryption Engine Cache", ["Youngkwang Han", "John Kim"], "https://doi.org/10.1145/3316781.3317750", 0, "dac", 2019]], "William Wang": [3.2349896199324046e-11, ["Efficient State Retention through Paged Memory Management for Reactive Transient Computing", ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "https://doi.org/10.1145/3316781.3317812", 0, "dac", 2019]], "Huawei Li": [0, ["A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs", ["Ying Wang", "Shengwen Liang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317749", 0, "dac", 2019], ["Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis", ["Yongchen Wang", "Ying Wang", "Huawei Li", "Cong Shi", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317919", 0, "dac", 2019]], "Wei Liu": [0, ["Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading", ["Yajuan Du", "Yao Zhou", "Meng Zhang", "Wei Liu", "Shengwu Xiong"], "https://doi.org/10.1145/3316781.3317759", 0, "dac", 2019]], "Stephan Gunnemann": [0, ["Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference", ["Artur Mrowca", "Martin Nocker", "Sebastian Steinhorst", "Stephan Gunnemann"], "https://doi.org/10.1145/3316781.3317847", 0, "dac", 2019]], "Eric Qin": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Jiajun Li": [0, ["ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications", ["Shijun Gong", "Jiajun Li", "Wenyan Lu", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317910", 0, "dac", 2019]], "Alice Sokolova": [0, ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019]], "Sara Divanbeigi": [0, ["Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation", ["Sara Divanbeigi", "Evan Aditya", "Zhongpin Wang", "Markus Olbrich"], "https://doi.org/10.1145/3316781.3317815", 0, "dac", 2019]], "Wen Zhou": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019]], "Giovanni De Micheli": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019], ["Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications", ["Eleonora Testa", "Mathias Soeken", "Luca Amaru", "Giovanni De Micheli"], "https://doi.org/10.1145/3316781.3317893", 0, "dac", 2019]], "Yujun Lin": [0, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019]], "Ozgur Sinanoglu": [0, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019]], "Jack Sampson": [0, ["Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing", ["Jinhang Choi", "Zeinab Hakimi", "Philip W. Shin", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3316781.3317792", 0, "dac", 2019]], "Reza Hojabr": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Shounak Dhar": [0, ["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317803", 0, "dac", 2019]], "Petru Eles": [0, ["Runtime Resource Management with Workload Prediction", ["Mina Niknafs", "Ivan Ukhov", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3316781.3317902", 0, "dac", 2019]], "Amit Kumar Singh": [0, ["LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management", ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317849", 0, "dac", 2019]], "Youtao Zhang": [0, ["ROC: DRAM-based Processing with Reduced Operation Cycles", ["Xin Xin", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317900", 0, "dac", 2019], ["H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses", ["Liang Liu", "Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317841", 0, "dac", 2019], ["LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317845", 0, "dac", 2019], ["Leveraging Approximate Data for Robust Flash Storage", ["Qiao Li", "Liang Shi", "Jun Yang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317848", 0, "dac", 2019]], "Chris Hankin": [0, ["Adversarial Machine Learning Beyond the Image Domain", ["Giulio Zizzo", "Chris Hankin", "Sergio Maffeis", "Kevin Jones"], "https://doi.org/10.1145/3316781.3323470", 0, "dac", 2019]], "Yun Liang": [0, ["Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management", ["Xuechao Wei", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3316781.3317875", 0, "dac", 2019], ["E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System", ["Runbin Shi", "Junjie Liu", "Hayden Kwok-Hay So", "Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3316781.3317813", 0, "dac", 2019]], "Wenyan Lu": [0, ["ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications", ["Shijun Gong", "Jiajun Li", "Wenyan Lu", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317910", 0, "dac", 2019]], "Sying-Jyan Wang": [0.0005673705454682931, ["Adversarial Attack against Modeling Attack on PUFs", ["Sying-Jyan Wang", "Yu-Shen Chen", "Katherine Shu-Min Li"], "https://doi.org/10.1145/3316781.3317761", 0, "dac", 2019]], "Chih-Cheng Chang": [0.00012727912326226942, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Juan Tourino": [0, ["Effect of Distributed Directories in Mesh Interconnects", ["Marcos Horro", "Mahmut T. Kandemir", "Louis-Noel Pouchet", "Gabriel Rodriguez", "Juan Tourino"], "https://doi.org/10.1145/3316781.3317808", 0, "dac", 2019]], "Xue Lin": [0, ["Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks", ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "https://doi.org/10.1145/3316781.3317825", 0, "dac", 2019]], "Markus Olbrich": [0, ["Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation", ["Sara Divanbeigi", "Evan Aditya", "Zhongpin Wang", "Markus Olbrich"], "https://doi.org/10.1145/3316781.3317815", 0, "dac", 2019]], "Carl Sechen": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Jiho Kim": [0.6761326044797897, ["GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures", ["Seokwon Kang", "Yongseung Yu", "Jiho Kim", "Yongjun Park"], "https://doi.org/10.1145/3316781.3317833", 0, "dac", 2019]], "Sander Stuijk": [0, ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Laura Pozzi": [0, ["Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits", ["Ilaria Scarabottolo", "Giovanni Ansaloni", "George A. Constantinides", "Laura Pozzi"], "https://doi.org/10.1145/3316781.3317878", 0, "dac", 2019]], "Michihiro Koibuchi": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Sharad Sinha": [0, ["LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", ["Liang Feng", "Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "https://doi.org/10.1145/3316781.3317846", 0, "dac", 2019]], "Shaohan Hu": [0, ["Efficient Circuits for Quantum Search over 2D Square Lattice Architecture", ["Shaohan Hu", "Dmitri Maslov", "Marco Pistoia", "Jay M. Gambetta"], "https://doi.org/10.1145/3316781.3322464", 0, "dac", 2019]], "Edward Lee": [4.7297046487648764e-11, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019]], "Nikola Nedovic": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Soonhoi Ha": [1, ["Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors", ["Jintaek Kang", "Dowhan Jung", "Kwanghyun Chung", "Soonhoi Ha"], "https://doi.org/10.1145/3316781.3317823", 0, "dac", 2019]], "Andreas Burg": [0, ["FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems", ["Marco Widmer", "Andrea Bonetti", "Andreas Burg"], "https://doi.org/10.1145/3316781.3317830", 0, "dac", 2019]], "Tomas Picornell": [0, ["DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip", ["Tomas Picornell", "Jose Flich", "Carles Hernandez", "Jose Duato"], "https://doi.org/10.1145/3316781.3317794", 0, "dac", 2019]], "Arvind K. Sharma": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Dylan Stow": [0, ["Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory", ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "https://doi.org/10.1145/3316781.3323475", 0, "dac", 2019]], "Timothy Martin": [0, ["A Flat Timing-Driven Placement Flow for Modern FPGAs", ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Grewal", "Shawki Areibi"], "https://doi.org/10.1145/3316781.3317743", 0, "dac", 2019]], "Chao Peng": [0, ["Dynamic Switching Speed Reconfiguration for Engine Performance Optimization", ["Chao Peng", "Yecheng Zhao", "Haibo Zeng"], "https://doi.org/10.1145/3316781.3317806", 0, "dac", 2019]], "Jonathan Bachrach": [0, ["Open-Source EDA Tools and IP, A View from the Trenches", ["Elad Alon", "Krste Asanovic", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3316781.3323481", 0, "dac", 2019]], "Vladimir Herdt": [0, ["Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study", ["Vladimir Herdt", "Daniel Grosse", "Hoang M. Le", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317807", 0, "dac", 2019]], "Giovanni Mariani": [0, ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Jie-Hong R. Jiang": [0, ["Comprehensive Search for ECO Rectification Using Symbolic Sampling", ["Victor N. Kravets", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3316781.3317790", 0, "dac", 2019], ["Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis", ["Hao Chen", "Shao-Chun Hung", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3316781.3317801", 0, "dac", 2019]], "Wolfgang Kunz": [0, ["ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization", ["Michael Schwarz", "Raphael Stahl", "Daniel Muller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/3316781.3317756", 0, "dac", 2019]], "George A. Constantinides": [0, ["Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits", ["Ilaria Scarabottolo", "Giovanni Ansaloni", "George A. Constantinides", "Laura Pozzi"], "https://doi.org/10.1145/3316781.3317878", 0, "dac", 2019]], "Lei Jiang": [0, ["A Fault-Tolerant Neural Network Architecture", ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "https://doi.org/10.1145/3316781.3317742", 0, "dac", 2019], ["Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture", ["Farzaneh Zokaee", "Mingzhe Zhang", "Xiaochun Ye", "Dongrui Fan", "Lei Jiang"], "https://doi.org/10.1145/3316781.3317858", 0, "dac", 2019]], "Tushar Krishna": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Abeer Alhyari": [0, ["A Flat Timing-Driven Placement Flow for Modern FPGAs", ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Grewal", "Shawki Areibi"], "https://doi.org/10.1145/3316781.3317743", 0, "dac", 2019]], "Mohamed Shalan": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Anabela Veloso": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Jiwu Shu": [0, ["No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance", ["Fan Yang", "Youyou Lu", "Youmin Chen", "Haiyu Mao", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317869", 0, "dac", 2019], ["ASCache: An Approximate SSD Cache for Error-Tolerant Applications", ["Fei Li", "Youyou Lu", "Zhongjie Wu", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317778", 0, "dac", 2019]], "Arnaud Furnemont": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Haibo Zeng": [0, ["Dynamic Switching Speed Reconfiguration for Engine Performance Optimization", ["Chao Peng", "Yecheng Zhao", "Haibo Zeng"], "https://doi.org/10.1145/3316781.3317806", 0, "dac", 2019]], "Shuangchen Li": [0, ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Gang Quan": [0, ["A Fault-Tolerant Neural Network Architecture", ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "https://doi.org/10.1145/3316781.3317742", 0, "dac", 2019]], "Hung-Ming Chen": [0, ["An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis", ["Po-Cheng Pan", "Chien-Chia Huang", "Hung-Ming Chen"], "https://doi.org/10.1145/3316781.3322467", 0, "dac", 2019]], "Francisco J. Cazorla": [0, ["Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines", ["Hamid Tabani", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla", "Guillem Bernat"], "https://doi.org/10.1145/3316781.3317779", 0, "dac", 2019]], "Hyung Gyu Lee": [0.9838056713342667, ["REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices", ["Ganapati Bhat", "Kunal Bagewadi", "Hyung Gyu Lee", "Umit Y. Ogras"], "https://doi.org/10.1145/3316781.3317892", 0, "dac", 2019], ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Yang Yi": [0.012746385298669338, ["Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology", ["Kangjun Bai", "Qiyuan An", "Yang Yi"], "https://doi.org/10.1145/3316781.3317796", 0, "dac", 2019]], "Tianshi Wang": [4.176301637848212e-09, ["New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines", ["Tianshi Wang", "Leon Wu", "Jaijeet Roychowdhury"], "https://doi.org/10.1145/3316781.3322473", 0, "dac", 2019]], "Angad S. Rekhi": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Chun Jason Xue": [0, ["Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources", ["Zimeng Zhou", "Chenchen Fu", "Chun Jason Xue", "Song Han"], "https://doi.org/10.1145/3316781.3317926", 0, "dac", 2019], ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019], ["Leveraging Approximate Data for Robust Flash Storage", ["Qiao Li", "Liang Shi", "Jun Yang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317848", 0, "dac", 2019]], "Jiajia Zhang": [0, ["Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation", ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "https://doi.org/10.1145/3316781.3317863", 0, "dac", 2019]], "Wonseok Choi": [0.9670901000499725, ["Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators", ["Wonseok Choi", "Dongyeob Shin", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317908", 0, "dac", 2019]], "Yinhe Han": [0.005291704321280122, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019], ["Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques", ["Xiaoming Chen", "Longxiang Yin", "Bosheng Liu", "Yinhe Han"], "https://doi.org/10.1145/3316781.3322477", 0, "dac", 2019]], "Artur Mrowca": [0, ["Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference", ["Artur Mrowca", "Martin Nocker", "Sebastian Steinhorst", "Stephan Gunnemann"], "https://doi.org/10.1145/3316781.3317847", 0, "dac", 2019]], "Rolf Drechsler": [0, ["RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317898", 0, "dac", 2019], ["Temporal Tracing of On-Chip Signals using Timeprints", ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317920", 0, "dac", 2019], ["Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study", ["Vladimir Herdt", "Daniel Grosse", "Hoang M. Le", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317807", 0, "dac", 2019]], "Urbi Chatterjee": [0, ["United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs", ["Urbi Chatterjee", "Pranesh Santikellur", "Rajat Sadhukhan", "Vidya Govindan", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "https://doi.org/10.1145/3316781.3322480", 0, "dac", 2019]], "Rajesh K. Gupta": [0, ["Accurate Estimation of Program Error Rate for Timing-Speculative Processors", ["Omid Assare", "Rajesh K. Gupta"], "https://doi.org/10.1145/3316781.3317758", 0, "dac", 2019]], "Sergio Maffeis": [0, ["Adversarial Machine Learning Beyond the Image Domain", ["Giulio Zizzo", "Chris Hankin", "Sergio Maffeis", "Kevin Jones"], "https://doi.org/10.1145/3316781.3323470", 0, "dac", 2019]], "Boqian Wang": [7.058920914460032e-07, ["ANN Based Admission Control for On-Chip Networks", ["Boqian Wang", "Zhonghai Lu", "Shenggang Chen"], "https://doi.org/10.1145/3316781.3317772", 0, "dac", 2019]], "Zhiru Zhang": [0, ["PRIMAL: Power Inference using Machine Learning", ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317884", 0, "dac", 2019], ["Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES", ["Zhenghong Jiang", "Hanchen Jin", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317798", 0, "dac", 2019], ["Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications", ["Gai Liu", "Joseph Primmer", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317890", 0, "dac", 2019], ["Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning", ["Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317842", 0, "dac", 2019], ["Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets", ["Cunxi Yu", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317876", 0, "dac", 2019]], "Chao Yu": [0.3783327341079712, ["Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines", ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "https://doi.org/10.1145/3316781.3317932", 0, "dac", 2019]], "Dmitri Maslov": [0, ["Efficient Circuits for Quantum Search over 2D Square Lattice Architecture", ["Shaohan Hu", "Dmitri Maslov", "Marco Pistoia", "Jay M. Gambetta"], "https://doi.org/10.1145/3316781.3322464", 0, "dac", 2019]], "Enrico Macii": [0, ["Low-Overhead Power Trace Obfuscation for Smart Meter Privacy", ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/3316781.3317855", 0, "dac", 2019], ["Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR", ["Francesco Barchi", "Gianvito Urgese", "Enrico Macii", "Andrea Acquaviva"], "https://doi.org/10.1145/3316781.3317789", 0, "dac", 2019]], "Pi-Cheng Hsiu": [0, ["LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications", ["Yu-Chuan Chang", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Yen-Yu Lin", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317856", 0, "dac", 2019], ["Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing", ["Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317816", 0, "dac", 2019]], "Wenzhong Guo": [0, ["MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports", ["Xing Huang", "Tsung-Yi Ho", "Wenzhong Guo", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3316781.3317864", 0, "dac", 2019]], "Sayandeep Saha": [0, ["ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures", ["Sayandeep Saha", "S. Nishok Kumar", "Sikhar Patranabis", "Debdeep Mukhopadhyay", "Pallab Dasgupta"], "https://doi.org/10.1145/3316781.3317763", 0, "dac", 2019]], "Wang Kang": [0.009508013259619474, ["ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory", ["Zheng Liang", "Guangyu Sun", "Wang Kang", "Xing Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317937", 0, "dac", 2019]], "Chenchen Liu": [0, ["MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping", ["Fuxun Yu", "Zirui Xu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3317861", 0, "dac", 2019], ["ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device", ["Zirui Xu", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3324696", 0, "dac", 2019]], "Francis C. M. Lau": [0, ["Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration", ["Shuangnan Liu", "Francis C. M. Lau", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3316781.3317754", 0, "dac", 2019]], "Jiaona Zhou": [0, ["WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime", ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "https://doi.org/10.1145/3316781.3317929", 0, "dac", 2019]], "Marten Lohstroh": [0, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Jie Gu": [0.031336999498307705, ["Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing", ["Zhengyu Chen", "Hai Zhou", "Jie Gu"], "https://doi.org/10.1145/3316781.3317800", 0, "dac", 2019]], "Faiq Khalid": [0, ["CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators", ["Muhammad Abdullah Hanif", "Faiq Khalid", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317787", 0, "dac", 2019], ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Keerthikumara Devarajegowda": [0, ["Increasing Soft Error Resilience by Software Transformation", ["Michael Werner", "Keerthikumara Devarajegowda", "Moomen Chaari", "Wolfgang Ecker"], "https://doi.org/10.1145/3316781.3323479", 0, "dac", 2019]], "Bon Woong Ku": [0.9984257221221924, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019]], "Sujoy Sinha Roy": [0, ["Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme", ["Angshuman Karmakar", "Sujoy Sinha Roy", "Frederik Vercauteren", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3317887", 0, "dac", 2019]], "Yih-Lang Li": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "Eric Winsor": [0, ["DREDGE: Dynamic Repartitioning during Dynamic Graph Execution", ["Andrew McCrabb", "Eric Winsor", "Valeria Bertacco"], "https://doi.org/10.1145/3316781.3317804", 0, "dac", 2019]], "Ivan Ukhov": [0, ["Runtime Resource Management with Workload Prediction", ["Mina Niknafs", "Ivan Ukhov", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3316781.3317902", 0, "dac", 2019]], "Abhay Mitra": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Hanbin Hu": [0, ["Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3316781.3317818", 0, "dac", 2019]], "Jai-Ming Lin": [0, ["Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros", ["Jai-Ming Lin", "Szu-Ting Li", "Yi-Ting Wang"], "https://doi.org/10.1145/3316781.3317901", 0, "dac", 2019]], "Zhiyun Qian": [0, ["PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack", ["Daimeng Wang", "Zhiyun Qian", "Nael B. Abu-Ghazaleh", "Srikanth V. Krishnamurthy"], "https://doi.org/10.1145/3316781.3317877", 0, "dac", 2019]], "William Andrew Simon": [0, ["A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture", ["William Andrew Simon", "Juan Galicia", "Alexandre Levisse", "Marina Zapater", "David Atienza"], "https://doi.org/10.1145/3316781.3317741", 0, "dac", 2019]], "Guoqi Xie": [0, ["Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines", ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "https://doi.org/10.1145/3316781.3317932", 0, "dac", 2019]], "Daniel Muller-Gritschneder": [0, ["ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization", ["Michael Schwarz", "Raphael Stahl", "Daniel Muller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/3316781.3317756", 0, "dac", 2019]], "Nian-Ze Lee": [1.7472569311394182e-06, ["Comprehensive Search for ECO Rectification Using Symbolic Sampling", ["Victor N. Kravets", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3316781.3317790", 0, "dac", 2019]], "Jian Zhou": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Quan Deng": [0, ["LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317845", 0, "dac", 2019]], "Shouzhen Gu": [2.1171468744807243e-10, ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019]], "Evan Aditya": [0, ["Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation", ["Sara Divanbeigi", "Evan Aditya", "Zhongpin Wang", "Markus Olbrich"], "https://doi.org/10.1145/3316781.3317815", 0, "dac", 2019]], "Weiwen Jiang": [0, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019]], "Yan Luo": [0, ["Dr. BFS: Data Centric Breadth-First Search on FPGAs", ["Eric Finnerty", "Zachary Sherer", "Hang Liu", "Yan Luo"], "https://doi.org/10.1145/3316781.3317802", 0, "dac", 2019]], "Krste Asanovic": [0, ["Open-Source EDA Tools and IP, A View from the Trenches", ["Elad Alon", "Krste Asanovic", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3316781.3323481", 0, "dac", 2019]], "Fan Chen": [0, ["ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM", ["Fan Chen", "Linghao Song", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317936", 0, "dac", 2019]], "Bin Gao": [0, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Youhui Zhang": [0, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Qing Yang": [0.00010747280612122267, ["MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications", ["Jiachen Mao", "Qing Yang", "Ang Li", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317865", 0, "dac", 2019]], "Koushik Chakraborty": [0, ["GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit", ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/3316781.3317835", 0, "dac", 2019]], "Yunsi Fei": [0, ["Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks", ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "https://doi.org/10.1145/3316781.3317825", 0, "dac", 2019]], "Alan Mishchenko": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019]], "Rehab Massoud": [0, ["Temporal Tracing of On-Chip Signals using Timeprints", ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317920", 0, "dac", 2019]], "Sinead A. Williamson": [0, ["Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models", ["Mohamed Baker Alawieh", "Sinead A. Williamson", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317896", 0, "dac", 2019]], "Shyh-Shyuan Sheu": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Pieter Abbeel": [0, ["Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization", ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"], "https://doi.org/10.1145/3316781.3322468", 0, "dac", 2019]], "Hussein Nili": [0, ["ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS", ["Mohammad Reza Mahmoodi", "Hussein Nili", "Shabnam Larimian", "Xinjie Guo", "Dmitri B. Strukov"], "https://doi.org/10.1145/3316781.3324890", 0, "dac", 2019]], "Bahar Asgari": [0, ["LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays", ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/3316781.3322472", 0, "dac", 2019]], "William Swartz": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Wujie Wen": [0, ["A Fault-Tolerant Neural Network Architecture", ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "https://doi.org/10.1145/3316781.3317742", 0, "dac", 2019]], "Borivoje Nikolic": [0, ["Open-Source EDA Tools and IP, A View from the Trenches", ["Elad Alon", "Krste Asanovic", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3316781.3323481", 0, "dac", 2019]], "Jinwei Liu": [0, ["MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses", ["Jingsong Chen", "Jinwei Liu", "Gengjie Chen", "Dan Zheng", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3316781.3317860", 0, "dac", 2019]], "Dian Zhou": [0, ["An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis", ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3316781.3317765", 0, "dac", 2019], ["Efficient Layout Hotspot Detection via Binarized Residual Neural Network", ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3316781.3317811", 0, "dac", 2019]], "Ilaria Scarabottolo": [0, ["Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits", ["Ilaria Scarabottolo", "Giovanni Ansaloni", "George A. Constantinides", "Laura Pozzi"], "https://doi.org/10.1145/3316781.3317878", 0, "dac", 2019]], "Shuo Huai": [0, ["Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs", ["Shuo Huai", "Weining Song", "Mengying Zhao", "Xiaojun Cai", "Zhiping Jia"], "https://doi.org/10.1145/3316781.3317881", 0, "dac", 2019]], "Kun Wu": [0.008101410465314984, ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Shabnam Larimian": [0, ["ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS", ["Mohammad Reza Mahmoodi", "Hussein Nili", "Shabnam Larimian", "Xinjie Guo", "Dmitri B. Strukov"], "https://doi.org/10.1145/3316781.3324890", 0, "dac", 2019]], "Raphael Stahl": [0, ["ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization", ["Michael Schwarz", "Raphael Stahl", "Daniel Muller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/3316781.3317756", 0, "dac", 2019]], "Jianlei Yang": [3.878922183453426e-10, ["eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform", ["Runze Liu", "Jianlei Yang", "Yiran Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317820", 0, "dac", 2019]], "Xiaoyan Su": [0, ["Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines", ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "https://doi.org/10.1145/3316781.3317932", 0, "dac", 2019]], "Shreyas Sen": [0, ["X-DeepSCA: Cross-Device Deep Learning Side Channel Attack", ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "https://doi.org/10.1145/3316781.3317934", 0, "dac", 2019]], "Jonathan Cruz": [0, ["The Metric Matters: The Art of Measuring Trust in Electronics", ["Jonathan Cruz", "Prabhat Mishra", "Swarup Bhunia"], "https://doi.org/10.1145/3316781.3323488", 0, "dac", 2019]], "Daehyun Kim": [0.9972383975982666, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019]], "Aleksandar Ignjatovic": [0, ["RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks", ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3316781.3317899", 0, "dac", 2019]], "Peter Chini": [0, ["Temporal Tracing of On-Chip Signals using Timeprints", ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317920", 0, "dac", 2019]], "Mihai T. Lazarescu": [0, ["Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms", ["Junnan Shan", "Mario R. Casu", "Jordi Cortadella", "Luciano Lavagno", "Mihai T. Lazarescu"], "https://doi.org/10.1145/3316781.3317821", 0, "dac", 2019]], "Mingjie Lin": [0, ["Graph-Morphing: Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis", ["Yu Zou", "Mingjie Lin"], "https://doi.org/10.1145/3316781.3317834", 0, "dac", 2019]], "Dipankar Das": [0, ["X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks", ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3316781.3317935", 0, "dac", 2019]], "Satwik Patnaik": [0, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019]], "Thambipillai Srikanthan": [0, ["LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management", ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317849", 0, "dac", 2019]], "Jorg Henkel": [0, ["Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores", ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"], "https://doi.org/10.1145/3316781.3317880", 0, "dac", 2019]], "Meng Li": [0, ["GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks", ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317832", 0, "dac", 2019]], "Shijun Gong": [0.0014139075356069952, ["ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications", ["Shijun Gong", "Jiajun Li", "Wenyan Lu", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317910", 0, "dac", 2019]], "Edward A. Lee": [4.7297046487648764e-11, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Saibal Mukhopadhyay": [0, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019], ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Miaorong Wang": [8.73520988875498e-08, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Meng Xu": [0, ["Holistic multi-resource allocation for multicore real-time virtualization", ["Meng Xu", "Robert Gifford", "Linh Thi Xuan Phan"], "https://doi.org/10.1145/3316781.3317840", 0, "dac", 2019]], "Eric Finnerty": [0, ["Dr. BFS: Data Centric Breadth-First Search on FPGAs", ["Eric Finnerty", "Zachary Sherer", "Hang Liu", "Yan Luo"], "https://doi.org/10.1145/3316781.3317802", 0, "dac", 2019]], "Sanmitra Banerjee": [0, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019]], "Lei Yang": [0.001596404705196619, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019]], "Lejla Batina": [0, ["In Hardware We Trust: Gains and Pains of Hardware-assisted Security", ["Lejla Batina", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "https://doi.org/10.1145/3316781.3323480", 0, "dac", 2019]], "Yao Zhou": [0, ["Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading", ["Yajuan Du", "Yao Zhou", "Meng Zhang", "Wei Liu", "Shengwu Xiong"], "https://doi.org/10.1145/3316781.3317759", 0, "dac", 2019]], "Ning Lin": [0, ["HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs", ["Ning Lin", "Hang Lu", "Xin Wei", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317837", 0, "dac", 2019]], "Shi-Yu Huang": [0, ["The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop", ["Zheng-Hong Zhang", "Wei Chu", "Shi-Yu Huang"], "https://doi.org/10.1145/3316781.3322479", 0, "dac", 2019]], "Sei Joon Kim": [0.801651805639267, ["Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks", ["Seongsik Park", "Sei Joon Kim", "Hyeokjun Choe", "Sungroh Yoon"], "https://doi.org/10.1145/3316781.3317822", 0, "dac", 2019]], "Khaled N. Khasawneh": [0, ["SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3316781.3317903", 0, "dac", 2019]], "Arun K. Kanuparthi": [0, ["Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs", ["Sayak Ray", "Nishant Ghosh", "Ramya Jayaram Masti", "Arun K. Kanuparthi", "Jason M. Fung"], "https://doi.org/10.1145/3316781.3323478", 0, "dac", 2019]], "Chenhan Jin": [0.00862766895443201, ["Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks", ["Jinghao Sun", "Nan Guan", "Xiaoqing Wang", "Chenhan Jin", "Yaoyao Chi"], "https://doi.org/10.1145/3316781.3317891", 0, "dac", 2019]], "Sui Chen": [0, ["Efficient GPU NVRAM Persistence with Helper Warps", ["Sui Chen", "Faen Zhang", "Lei Liu", "Lu Peng"], "https://doi.org/10.1145/3316781.3317810", 0, "dac", 2019]], "Andrew McCrabb": [0, ["DREDGE: Dynamic Repartitioning during Dynamic Graph Execution", ["Andrew McCrabb", "Eric Winsor", "Valeria Bertacco"], "https://doi.org/10.1145/3316781.3317804", 0, "dac", 2019]], "Patrick Jauernig": [0, ["In Hardware We Trust: Gains and Pains of Hardware-assisted Security", ["Lejla Batina", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "https://doi.org/10.1145/3316781.3323480", 0, "dac", 2019]], "Jie Zhang": [0, ["FlashGPU: Placing New Flash Next to GPU Cores", ["Jie Zhang", "Miryeong Kwon", "Hyojong Kim", "Hyesoon Kim", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317827", 0, "dac", 2019]], "Jongeun Lee": [1, ["Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing", ["Sugil Lee", "Hyeon Uk Sim", "Jooyeon Choi", "Jongeun Lee"], "https://doi.org/10.1145/3316781.3317916", 0, "dac", 2019]], "Leonidas Kosmidis": [0, ["Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines", ["Hamid Tabani", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla", "Guillem Bernat"], "https://doi.org/10.1145/3316781.3317779", 0, "dac", 2019]], "Brent ByungHoon Kang": [1, ["In-process Memory Isolation Using Hardware Watchpoint", ["Jinsoo Jang", "Brent ByungHoon Kang"], "https://doi.org/10.1145/3316781.3317843", 0, "dac", 2019], ["Revisiting the ARM Debug Facility for OS Kernel Security", ["Jinsoo Jang", "Brent ByungHoon Kang"], "https://doi.org/10.1145/3316781.3317897", 0, "dac", 2019]], "Swaroop Ghosh": [0, ["QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers", ["Abdullah Ash-Saki", "Mahabubul Alam", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317888", 0, "dac", 2019], ["Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators", ["Wonseok Choi", "Dongyeob Shin", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317908", 0, "dac", 2019]], "Jiankang Ren": [0, ["Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines", ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "https://doi.org/10.1145/3316781.3317932", 0, "dac", 2019]], "Vivek Parmar": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Neetu Jindal": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Juan Gomez-Luna": [0, ["Enabling Practical Processing in and near Memory for Data-Intensive Computing", ["Onur Mutlu", "Saugata Ghose", "Juan Gomez-Luna", "Rachata Ausavarungnirun"], "https://doi.org/10.1145/3316781.3323476", 0, "dac", 2019], ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Frederic Mallet": [0, ["Sample-Guided Automated Synthesis for CCSL Specifications", ["Ming Hu", "Tongquan Wei", "Min Zhang", "Frederic Mallet", "Mingsong Chen"], "https://doi.org/10.1145/3316781.3317904", 0, "dac", 2019]], "Chengyu Song": [0.0018954556435346603, ["SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation", ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3316781.3317903", 0, "dac", 2019]], "Hong-Yan Su": [0, ["NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map", ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "https://doi.org/10.1145/3316781.3317868", 0, "dac", 2019]], "Jinsoo Jang": [0.9841745644807816, ["In-process Memory Isolation Using Hardware Watchpoint", ["Jinsoo Jang", "Brent ByungHoon Kang"], "https://doi.org/10.1145/3316781.3317843", 0, "dac", 2019], ["Revisiting the ARM Debug Facility for OS Kernel Security", ["Jinsoo Jang", "Brent ByungHoon Kang"], "https://doi.org/10.1145/3316781.3317897", 0, "dac", 2019]], "Jia-Wei Lin": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Madhavan Swaminathan": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Jae-San Kim": [0.7980742305517197, ["DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis", ["Jae-San Kim", "Joon-Sung Yang"], "https://doi.org/10.1145/3316781.3317805", 0, "dac", 2019]], "Harbinder Sikka": [0, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019]], "Dimitrios Soudris": [0, ["Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers", ["Vasileios Leon", "Konstantinos Asimakopoulos", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "https://doi.org/10.1145/3316781.3317793", 0, "dac", 2019]], "Jongsun Park": [0.9588399827480316, ["Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators", ["Wonseok Choi", "Dongyeob Shin", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/3316781.3317908", 0, "dac", 2019]], "Katherine Shu-Min Li": [0, ["Adversarial Attack against Modeling Attack on PUFs", ["Sying-Jyan Wang", "Yu-Shen Chen", "Katherine Shu-Min Li"], "https://doi.org/10.1145/3316781.3317761", 0, "dac", 2019]], "Ebrahim M. Songhori": [0, ["ARM2GC: Succinct Garbled Processor for Secure Computation", ["Ebrahim M. Songhori", "M. Sadegh Riazi", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3316781.3317777", 0, "dac", 2019]], "Zeye Liu": [0, ["FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference", ["Ruizhou Ding", "Zeye Liu", "Ting-Wu Chin", "Diana Marculescu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/3316781.3317828", 0, "dac", 2019]], "Jinjun Xiong": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Nick Werblun": [0, ["Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization", ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"], "https://doi.org/10.1145/3316781.3322468", 0, "dac", 2019]], "Minsoo Kim": [0.989277109503746, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Sung Kyu Lim": [0.9975332617759705, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019], ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Nan Sun": [0.08034272119402885, ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019]], "Jan-Erik Ekberg": [0, ["Authenticated Call Stack", ["Hans Liljestrand", "Thomas Nyman", "Jan-Erik Ekberg", "N. Asokan"], "https://doi.org/10.1145/3316781.3322469", 0, "dac", 2019]], "Chaoshu Yang": [5.621871821404056e-07, ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019]], "Piyush Pathak": [0, ["DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder", ["Haoyu Yang", "Piyush Pathak", "Frank Gennari", "Ya-Chieh Lai", "Bei Yu"], "https://doi.org/10.1145/3316781.3317795", 0, "dac", 2019]], "Yibo Lin": [0, ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019], ["LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks", ["Wei Ye", "Mohamed Baker Alawieh", "Yibo Lin", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317852", 0, "dac", 2019], ["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317803", 0, "dac", 2019], ["GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks", ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317832", 0, "dac", 2019]], "Yujuan Tan": [0, ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Dong Wang": [0.1973298266530037, ["ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference", ["Dong Wang", "Ke Xu", "Qun Jia", "Soheil Ghiasi"], "https://doi.org/10.1145/3316781.3317753", 0, "dac", 2019]], "Santanu Chattopadhyay": [0, ["A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis", ["Rajit Karmakar", "Suman Sekhar Jana", "Santanu Chattopadhyay"], "https://doi.org/10.1145/3316781.3317738", 0, "dac", 2019]], "Xuechao Wei": [0, ["Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management", ["Xuechao Wei", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3316781.3317875", 0, "dac", 2019]], "Georgios I. Stamoulis": [0, ["A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits", ["Charalampos Antoniadis", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "https://doi.org/10.1145/3316781.3317751", 0, "dac", 2019]], "Minji Kang": [0.25209396332502365, ["RansomBlocker: a Low-Overhead Ransomware-Proof SSD", ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "https://doi.org/10.1145/3316781.3317889", 0, "dac", 2019]], "Andrea Acquaviva": [0, ["Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR", ["Francesco Barchi", "Gianvito Urgese", "Enrico Macii", "Andrea Acquaviva"], "https://doi.org/10.1145/3316781.3317789", 0, "dac", 2019]], "Sayak Ray": [0, ["Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs", ["Sayak Ray", "Nishant Ghosh", "Ramya Jayaram Masti", "Arun K. Kanuparthi", "Jason M. Fung"], "https://doi.org/10.1145/3316781.3323478", 0, "dac", 2019]], "Christopher Gill": [0, ["Actors Revisited for Time-Critical Systems", ["Marten Lohstroh", "Martin Schoeberl", "Andres Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "https://doi.org/10.1145/3316781.3323469", 0, "dac", 2019]], "Jose Flich": [0, ["DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip", ["Tomas Picornell", "Jose Flich", "Carles Hernandez", "Jose Duato"], "https://doi.org/10.1145/3316781.3317794", 0, "dac", 2019]], "Guangyu Sun": [0.00010970079893013462, ["ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory", ["Zheng Liang", "Guangyu Sun", "Wang Kang", "Xing Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317937", 0, "dac", 2019]], "He Qian": [0, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Meng Zhang": [0, ["Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading", ["Yajuan Du", "Yao Zhou", "Meng Zhang", "Wei Liu", "Shengwu Xiong"], "https://doi.org/10.1145/3316781.3317759", 0, "dac", 2019]], "Martin Rapp": [0, ["Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores", ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"], "https://doi.org/10.1145/3316781.3317880", 0, "dac", 2019]], "Ramesh Karri": [0, ["PREEMPT: PReempting Malware by Examining Embedded Processor Traces", ["Kanad Basu", "Rana Elnaggar", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3316781.3317883", 0, "dac", 2019]], "H.-S. Philip Wong": [0, ["On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators", ["Haitong Li", "Mudit Bhargava", "Paul N. Whatmough", "H.-S. Philip Wong"], "https://doi.org/10.1145/3316781.3317874", 0, "dac", 2019]], "Zhiqiang Zhao": [0, ["Effective-Resistance Preserving Spectral Reduction of Graphs", ["Zhiqiang Zhao", "Zhuo Feng"], "https://doi.org/10.1145/3316781.3317809", 0, "dac", 2019]], "Uzair Sharif": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Wei-Ming Chen": [0, ["LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications", ["Yu-Chuan Chang", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Yen-Yu Lin", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317856", 0, "dac", 2019], ["Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing", ["Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317816", 0, "dac", 2019]], "Hideharu Amano": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Zhenghong Jiang": [0, ["Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES", ["Zhenghong Jiang", "Hanchen Jin", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317798", 0, "dac", 2019]], "Jacob Fustos": [0, ["SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks", ["Jacob Fustos", "Farzad Farshchi", "Heechul Yun"], "https://doi.org/10.1145/3316781.3317914", 0, "dac", 2019]], "Rangharajan Venkatesan": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Andrew Huang": [0, ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019]], "Prabhat Mishra": [0, ["The Metric Matters: The Art of Measuring Trust in Electronics", ["Jonathan Cruz", "Prabhat Mishra", "Swarup Bhunia"], "https://doi.org/10.1145/3316781.3323488", 0, "dac", 2019]], "Tuo-Hung Hou": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Wenbin Xu": [0, ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019]], "Xiaoyi Sun": [2.5983750063683295e-13, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Martin D. F. Wong": [0, ["Essential Building Blocks for Creating an Open-source EDA Project", ["Tsung-Wei Huang", "Chun-Xun Lin", "Guannan Guo", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3323477", 0, "dac", 2019], ["Distributed Timing Analysis at Scale", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1145/3316781.3322470", 0, "dac", 2019]], "Nhut-Minh Ho": [0, ["St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs", ["Duy Thanh Nguyen", "Nhut-Minh Ho", "Ik-Joon Chang"], "https://doi.org/10.1145/3316781.3317915", 0, "dac", 2019]], "Tingyuan Liang": [0, ["LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", ["Liang Feng", "Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "https://doi.org/10.1145/3316781.3317846", 0, "dac", 2019]], "Mengying Zhao": [0, ["Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs", ["Shuo Huai", "Weining Song", "Mengying Zhao", "Xiaojun Cai", "Zhiping Jia"], "https://doi.org/10.1145/3316781.3317881", 0, "dac", 2019]], "Helen Shu": [0, ["BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing", ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317785", 0, "dac", 2019]], "Gauthaman Murali": [0, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Tongquan Wei": [0, ["Sample-Guided Automated Synthesis for CCSL Specifications", ["Ming Hu", "Tongquan Wei", "Min Zhang", "Frederic Mallet", "Mingsong Chen"], "https://doi.org/10.1145/3316781.3317904", 0, "dac", 2019]], "Zhiping Jia": [0, ["Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs", ["Shuo Huai", "Weining Song", "Mengying Zhao", "Xiaojun Cai", "Zhiping Jia"], "https://doi.org/10.1145/3316781.3317881", 0, "dac", 2019]], "Jay M. Gambetta": [0, ["Efficient Circuits for Quantum Search over 2D Square Lattice Architecture", ["Shaohan Hu", "Dmitri Maslov", "Marco Pistoia", "Jay M. Gambetta"], "https://doi.org/10.1145/3316781.3322464", 0, "dac", 2019]], "Ran Chen": [0, ["Faster Region-based Hotspot Detection", ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317824", 0, "dac", 2019], ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Xiaoqing Wang": [1.1614767578705526e-12, ["Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks", ["Jinghao Sun", "Nan Guan", "Xiaoqing Wang", "Chenhan Jin", "Yaoyao Chi"], "https://doi.org/10.1145/3316781.3317891", 0, "dac", 2019]], "Jungwook Choi": [0.9979303181171417, ["BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "https://doi.org/10.1145/3316781.3317783", 0, "dac", 2019]], "Longxiang Yin": [0, ["Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques", ["Xiaoming Chen", "Longxiang Yin", "Bosheng Liu", "Yinhe Han"], "https://doi.org/10.1145/3316781.3322477", 0, "dac", 2019]], "Zhenhua Zhu": [0, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019]], "Wei Zhang": [0, ["LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", ["Liang Feng", "Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "https://doi.org/10.1145/3316781.3317846", 0, "dac", 2019], ["AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM", ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317764", 0, "dac", 2019]], "Qiming Guan": [0, ["Internal Structure Aware RDF Data Management in SSDs", ["Renhai Chen", "Qiming Guan", "Guohua Yan", "Zhiyong Feng"], "https://doi.org/10.1145/3316781.3322466", 0, "dac", 2019]], "Darshana Jayasinghe": [0, ["RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks", ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3316781.3317899", 0, "dac", 2019]], "Xingchen Man": [0, ["A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures", ["Xingchen Man", "Leibo Liu", "Jianfeng Zhu", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317745", 0, "dac", 2019]], "Ahmed Louri": [0, ["An Energy-Efficient Network-on-Chip Design using Reinforcement Learning", ["Hao Zheng", "Ahmed Louri"], "https://doi.org/10.1145/3316781.3317768", 0, "dac", 2019]], "Jieru Zhao": [0, ["LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", ["Liang Feng", "Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "https://doi.org/10.1145/3316781.3317846", 0, "dac", 2019]], "Sitao Huang": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "S. Nishok Kumar": [0, ["ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures", ["Sayandeep Saha", "S. Nishok Kumar", "Sikhar Patranabis", "Debdeep Mukhopadhyay", "Pallab Dasgupta"], "https://doi.org/10.1145/3316781.3317763", 0, "dac", 2019]], "Guozhen Tan": [0, ["Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines", ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "https://doi.org/10.1145/3316781.3317932", 0, "dac", 2019]], "Gagandeep Singh": [0, ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Yu-Shen Chen": [0, ["Adversarial Attack against Modeling Attack on PUFs", ["Sying-Jyan Wang", "Yu-Shen Chen", "Katherine Shu-Min Li"], "https://doi.org/10.1145/3316781.3317761", 0, "dac", 2019]], "Yu Hua": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019], ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "Heng-Yuan Lee": [0.0003308557643322274, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Chien-Chia Huang": [0, ["An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis", ["Po-Cheng Pan", "Chien-Chia Huang", "Hung-Ming Chen"], "https://doi.org/10.1145/3316781.3322467", 0, "dac", 2019]], "Aaro Lehikoinen": [0, ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019]], "Alessio Spessot": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Hiren Paneliya": [0, ["On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers", ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "https://doi.org/10.1145/3316781.3317873", 0, "dac", 2019]], "Linxiao Shen": [0, ["WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout", ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317930", 0, "dac", 2019]], "Manan Suri": [0, ["NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge", ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "https://doi.org/10.1145/3316781.3317872", 0, "dac", 2019]], "Konstantinos Asimakopoulos": [0, ["Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers", ["Vasileios Leon", "Konstantinos Asimakopoulos", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "https://doi.org/10.1145/3316781.3317793", 0, "dac", 2019]], "Charalampos Antoniadis": [0, ["A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits", ["Charalampos Antoniadis", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "https://doi.org/10.1145/3316781.3317751", 0, "dac", 2019]], "Itir Akgun": [0, ["Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory", ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "https://doi.org/10.1145/3316781.3323475", 0, "dac", 2019]], "Jonghoon Won": [0.995804488658905, ["RansomBlocker: a Low-Overhead Ransomware-Proof SSD", ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "https://doi.org/10.1145/3316781.3317889", 0, "dac", 2019]], "Pankaj Mehra": [0, ["Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems", ["Nam Sung Kim", "Pankaj Mehra"], "https://doi.org/10.1145/3316781.3323484", 0, "dac", 2019]], "Xinfeng Xie": [0, ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Martin Nocker": [0, ["Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference", ["Artur Mrowca", "Martin Nocker", "Sebastian Steinhorst", "Stephan Gunnemann"], "https://doi.org/10.1145/3316781.3317847", 0, "dac", 2019]], "M. Sadegh Riazi": [0, ["ARM2GC: Succinct Garbled Processor for Secure Computation", ["Ebrahim M. Songhori", "M. Sadegh Riazi", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3316781.3317777", 0, "dac", 2019]], "Iris Hui-Ru Jiang": [0, ["Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials", ["Yi-Ting Lin", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/3316781.3317871", 0, "dac", 2019]], "Gai Liu": [0, ["Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications", ["Gai Liu", "Joseph Primmer", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317890", 0, "dac", 2019]], "Tomohiro Totoki": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Kwanghyun Chung": [0.9993762075901031, ["Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors", ["Jintaek Kang", "Dowhan Jung", "Kwanghyun Chung", "Soonhoi Ha"], "https://doi.org/10.1145/3316781.3317823", 0, "dac", 2019]], "Vidya A. Chhabria": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Yanzhi Wang": [1.0574650488592852e-07, ["A Fault-Tolerant Neural Network Architecture", ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "https://doi.org/10.1145/3316781.3317742", 0, "dac", 2019], ["Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks", ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "https://doi.org/10.1145/3316781.3317825", 0, "dac", 2019]], "Xing Chen": [0, ["ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory", ["Zheng Liang", "Guangyu Sun", "Wang Kang", "Xing Chen", "Weisheng Zhao"], "https://doi.org/10.1145/3316781.3317937", 0, "dac", 2019]], "Philip W. Shin": [0.052485739812254906, ["Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing", ["Jinhang Choi", "Zeinab Hakimi", "Philip W. Shin", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3316781.3317792", 0, "dac", 2019]], "Zheng-Hong Zhang": [0, ["The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop", ["Zheng-Hong Zhang", "Wei Chu", "Shi-Yu Huang"], "https://doi.org/10.1145/3316781.3322479", 0, "dac", 2019]], "Hai Helen Li": [0, ["ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM", ["Fan Chen", "Linghao Song", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317936", 0, "dac", 2019]], "Ke Xu": [0, ["ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference", ["Dong Wang", "Ke Xu", "Qun Jia", "Soheil Ghiasi"], "https://doi.org/10.1145/3316781.3317753", 0, "dac", 2019]], "Fangting Huang": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019]], "Vijay Laxmi": [0, ["Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs", ["Sonal Yadav", "Vijay Laxmi", "Manoj Singh Gaur", "Hemangee K. Kapoor"], "https://doi.org/10.1145/3316781.3322471", 0, "dac", 2019]], "Xinjie Guo": [0, ["ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS", ["Mohammad Reza Mahmoodi", "Hussein Nili", "Shabnam Larimian", "Xinjie Guo", "Dmitri B. Strukov"], "https://doi.org/10.1145/3316781.3324890", 0, "dac", 2019]], "Assel Aliyeva": [0, ["Towards Practical Record and Replay for Mobile Applications", ["Onur Sahin", "Assel Aliyeva", "Hariharan Mathavan", "Ayse Kivilcim Coskun", "Manuel Egele"], "https://doi.org/10.1145/3316781.3322476", 0, "dac", 2019]], "Gunhee Lee": [0.9787961542606354, ["Acceleration of DNN Backward Propagation by Selective Computation of Gradients", ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "https://doi.org/10.1145/3316781.3317755", 0, "dac", 2019]], "Yuzhe Ma": [0, ["High Performance Graph Convolutional Networks with Applications in Testability Analysis", ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "https://doi.org/10.1145/3316781.3317838", 0, "dac", 2019]], "Maolin Yang": [0.0014416326011996716, ["Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores", ["Xu Jiang", "Nan Guan", "Weichen Liu", "Maolin Yang"], "https://doi.org/10.1145/3316781.3317907", 0, "dac", 2019]], "Vijeta Rathore": [0, ["LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management", ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317849", 0, "dac", 2019]], "Mehdi Saligane": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Dan Feng": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019], ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "David Atienza": [0, ["A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture", ["William Andrew Simon", "Juan Galicia", "Alexandre Levisse", "Marina Zapater", "David Atienza"], "https://doi.org/10.1145/3316781.3317741", 0, "dac", 2019]], "Ruirui Huang": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Todor P. Stefanov": [0, ["Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs", ["Peng Wang", "Sobhan Niknam", "Sheng Ma", "Zhiying Wang", "Todor P. Stefanov"], "https://doi.org/10.1145/3316781.3317917", 0, "dac", 2019]], "Shuangnan Liu": [0, ["Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration", ["Shuangnan Liu", "Francis C. M. Lau", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3316781.3317754", 0, "dac", 2019]], "Hang Liu": [0, ["Dr. BFS: Data Centric Breadth-First Search on FPGAs", ["Eric Finnerty", "Zachary Sherer", "Hang Liu", "Yan Luo"], "https://doi.org/10.1145/3316781.3317802", 0, "dac", 2019]], "Shikhar Tuli": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Ting Lei": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Min Zhang": [0, ["Sample-Guided Automated Synthesis for CCSL Specifications", ["Ming Hu", "Tongquan Wei", "Min Zhang", "Frederic Mallet", "Mingsong Chen"], "https://doi.org/10.1145/3316781.3317904", 0, "dac", 2019]], "Luca Amaru": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019], ["Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications", ["Eleonora Testa", "Mathias Soeken", "Luca Amaru", "Giovanni De Micheli"], "https://doi.org/10.1145/3316781.3317893", 0, "dac", 2019]], "Ting-Wu Chin": [0, ["FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference", ["Ruizhou Ding", "Zeye Liu", "Ting-Wu Chin", "Diana Marculescu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/3316781.3317828", 0, "dac", 2019]], "Huazhong Yang": [4.6052846869315545e-07, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019], ["A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs", ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "https://doi.org/10.1145/3316781.3317737", 0, "dac", 2019]], "Tajana Rosing": [0, ["ARGA: Approximate Reuse for GPGPU Acceleration", ["Daniel Peroni", "Mohsen Imani", "Hamid Nejatollahi", "Nikil D. Dutt", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317776", 0, "dac", 2019], ["BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing", ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317785", 0, "dac", 2019], ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019], ["Thermal-Aware Design and Management for Search-based In-Memory Acceleration", ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317923", 0, "dac", 2019]], "Lukas Sekanina": [0, ["autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components", ["Vojtech Mrazek", "Muhammad Abdullah Hanif", "Zdenek Vasicek", "Lukas Sekanina", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317781", 0, "dac", 2019]], "Choungki Song": [0.9936322569847107, ["LL-PCM: Low-Latency Phase Change Memory Architecture", ["Nam Sung Kim", "Choungki Song", "Woo Young Cho", "Jian Huang", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317853", 0, "dac", 2019]], "Ik-Joon Chang": [0.9843351393938065, ["St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs", ["Duy Thanh Nguyen", "Nhut-Minh Ho", "Ik-Joon Chang"], "https://doi.org/10.1145/3316781.3317915", 0, "dac", 2019]], "Jeongsup Lee": [0.9999662935733795, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Jordi Cortadella": [0, ["Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms", ["Junnan Shan", "Mario R. Casu", "Jordi Cortadella", "Luciano Lavagno", "Mihai T. Lazarescu"], "https://doi.org/10.1145/3316781.3317821", 0, "dac", 2019]], "Mohsen Imani": [0, ["ARGA: Approximate Reuse for GPGPU Acceleration", ["Daniel Peroni", "Mohsen Imani", "Hamid Nejatollahi", "Nikil D. Dutt", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317776", 0, "dac", 2019], ["BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing", ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317785", 0, "dac", 2019], ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019], ["Thermal-Aware Design and Management for Search-based In-Memory Acceleration", ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317923", 0, "dac", 2019]], "Lixue Xia": [0, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019]], "Myoungsoo Jung": [0.9999299943447113, ["LL-PCM: Low-Latency Phase Change Memory Architecture", ["Nam Sung Kim", "Choungki Song", "Woo Young Cho", "Jian Huang", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317853", 0, "dac", 2019], ["FlashGPU: Placing New Flash Next to GPU Cores", ["Jie Zhang", "Miryeong Kwon", "Hyojong Kim", "Hyesoon Kim", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317827", 0, "dac", 2019]], "Yiyang Jiang": [0, ["Efficient Layout Hotspot Detection via Binarized Residual Neural Network", ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3316781.3317811", 0, "dac", 2019]], "Sunil P. Khatri": [0, ["A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation", ["He Zhou", "Sunil P. Khatri", "Jiang Hu", "Frank Liu"], "https://doi.org/10.1145/3316781.3317748", 0, "dac", 2019]], "Andrea Bonetti": [0, ["FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems", ["Marco Widmer", "Andrea Bonetti", "Andreas Burg"], "https://doi.org/10.1145/3316781.3317830", 0, "dac", 2019]], "Yongjun Park": [0.6659563928842545, ["GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures", ["Seokwon Kang", "Yongseung Yu", "Jiho Kim", "Yongjun Park"], "https://doi.org/10.1145/3316781.3317833", 0, "dac", 2019]], "Xiaopeng Zhang": [0, ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Shengwen Liang": [0, ["A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs", ["Ying Wang", "Shengwen Liang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317749", 0, "dac", 2019]], "Jian Huang": [0, ["LL-PCM: Low-Latency Phase Change Memory Architecture", ["Nam Sung Kim", "Choungki Song", "Woo Young Cho", "Jian Huang", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317853", 0, "dac", 2019]], "Ahmad Khonsari": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Soheil Ghiasi": [0, ["ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference", ["Dong Wang", "Ke Xu", "Qun Jia", "Soheil Ghiasi"], "https://doi.org/10.1145/3316781.3317753", 0, "dac", 2019]], "Hariharan Mathavan": [0, ["Towards Practical Record and Replay for Mobile Applications", ["Onur Sahin", "Assel Aliyeva", "Hariharan Mathavan", "Ayse Kivilcim Coskun", "Manuel Egele"], "https://doi.org/10.1145/3316781.3322476", 0, "dac", 2019]], "Sivert T. Sliper": [0, ["Efficient State Retention through Paged Memory Management for Reactive Transient Computing", ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "https://doi.org/10.1145/3316781.3317812", 0, "dac", 2019]], "Tsung-Ching Huang": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Zaiwei Zhang": [0, ["GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks", ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317832", 0, "dac", 2019]], "Siam U. Hussain": [0, ["ARM2GC: Succinct Garbled Processor for Secure Computation", ["Ebrahim M. Songhori", "M. Sadegh Riazi", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3316781.3317777", 0, "dac", 2019]], "Jiguang Wan": [0, ["WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime", ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "https://doi.org/10.1145/3316781.3317929", 0, "dac", 2019]], "Ashish Ranjan": [0, ["X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks", ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3316781.3317935", 0, "dac", 2019]], "Frank Gennari": [0, ["DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder", ["Haoyu Yang", "Piyush Pathak", "Frank Gennari", "Ya-Chieh Lai", "Bei Yu"], "https://doi.org/10.1145/3316781.3317795", 0, "dac", 2019]], "Yen-Yu Lin": [0, ["LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications", ["Yu-Chuan Chang", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Yen-Yu Lin", "Tei-Wei Kuo"], "https://doi.org/10.1145/3316781.3317856", 0, "dac", 2019]], "Yiquan Chen": [0, ["System-level hardware failure prediction using deep learning", ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3316781.3317918", 0, "dac", 2019]], "Kevin Jones": [0, ["Adversarial Machine Learning Beyond the Image Domain", ["Giulio Zizzo", "Chris Hankin", "Sergio Maffeis", "Kevin Jones"], "https://doi.org/10.1145/3316781.3323470", 0, "dac", 2019]], "Peng Li": [0, ["Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3316781.3317818", 0, "dac", 2019]], "Youmin Chen": [0, ["No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance", ["Fan Yang", "Youyou Lu", "Youmin Chen", "Haiyu Mao", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317869", 0, "dac", 2019]], "Wuxi Li": [0, ["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "https://doi.org/10.1145/3316781.3317803", 0, "dac", 2019]], "Arjun Chaudhuri": [0, ["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs", ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3323486", 0, "dac", 2019]], "Sahil Bhat": [0, ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Sicheng Li": [0, ["Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing", ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "https://doi.org/10.1145/3316781.3317928", 0, "dac", 2019]], "Geraldo Pradipta": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Wei Tong": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019], ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "Hossein Sayadi": [0, ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Joshua San Miguel": [0, ["In-Stream Stochastic Division and Square Root via Correlation", ["Di Wu", "Joshua San Miguel"], "https://doi.org/10.1145/3316781.3317844", 0, "dac", 2019]], "Giorgio C. Buttazzo": [0, ["Analyzing Parallel Real-Time Tasks Implemented with Thread Pools", ["Daniel Casini", "Alessandro Biondi", "Giorgio C. Buttazzo"], "https://doi.org/10.1145/3316781.3317771", 0, "dac", 2019]], "Wenqiang Zhang": [0, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Bharath Srinivas Prabakaran": [0, ["XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge", ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317933", 0, "dac", 2019]], "Bentian Jiang": [0, ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Yao Wang": [0.0035610683262348175, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019]], "Xin Wei": [0, ["HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs", ["Ning Lin", "Hang Lu", "Xin Wei", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317837", 0, "dac", 2019]], "Sotirios Xydis": [0, ["Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers", ["Vasileios Leon", "Konstantinos Asimakopoulos", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "https://doi.org/10.1145/3316781.3317793", 0, "dac", 2019]], "Nestor E. Evmorfopoulos": [0, ["A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits", ["Charalampos Antoniadis", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "https://doi.org/10.1145/3316781.3317751", 0, "dac", 2019]], "Xin Xin": [0, ["ROC: DRAM-based Processing with Reduced Operation Cycles", ["Xin Xin", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3316781.3317900", 0, "dac", 2019]], "Jaume Abella": [0, ["Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines", ["Hamid Tabani", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla", "Guillem Bernat"], "https://doi.org/10.1145/3316781.3317779", 0, "dac", 2019]], "Julien Ryckaert": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Thomas F. Wenisch": [0, ["Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging", ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1145/3316781.3317921", 0, "dac", 2019]], "Takashi Sato": [0, ["Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3316781.3317850", 0, "dac", 2019]], "Tinoosh Mohsenin": [0, ["On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers", ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "https://doi.org/10.1145/3316781.3317873", 0, "dac", 2019]], "Xiaoming Chen": [0, ["Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques", ["Xiaoming Chen", "Longxiang Yin", "Bosheng Liu", "Yinhe Han"], "https://doi.org/10.1145/3316781.3322477", 0, "dac", 2019]], "Bharat Kaul": [0, ["X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks", ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3316781.3317935", 0, "dac", 2019]], "Ying Wang": [0.0012957167637068778, ["A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs", ["Ying Wang", "Shengwen Liang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317749", 0, "dac", 2019], ["Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis", ["Yongchen Wang", "Ying Wang", "Huawei Li", "Cong Shi", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317919", 0, "dac", 2019]], "Torsten Hoefler": [0, ["Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines", ["Niels Gleinig", "Frances Ann Hubis", "Torsten Hoefler"], "https://doi.org/10.1145/3316781.3317814", 0, "dac", 2019]], "Shawki Areibi": [0, ["A Flat Timing-Driven Placement Flow for Modern FPGAs", ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Grewal", "Shawki Areibi"], "https://doi.org/10.1145/3316781.3317743", 0, "dac", 2019]], "Deliang Fan": [0, ["Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping", ["Zhezhi He", "Jie Lin", "Rickard Ewetz", "Jiann-Shiun Yuan", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317870", 0, "dac", 2019], ["AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM", ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"], "https://doi.org/10.1145/3316781.3317764", 0, "dac", 2019]], "Jingning Liu": [0, ["An Efficient Spare-Line Replacement Scheme to Enhance NVM Security", ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "https://doi.org/10.1145/3316781.3317767", 0, "dac", 2019], ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "Manu Perumkunnil": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Fuxun Yu": [5.209736428923861e-07, ["MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping", ["Fuxun Yu", "Zirui Xu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3317861", 0, "dac", 2019], ["ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device", ["Zirui Xu", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "https://doi.org/10.1145/3316781.3324696", 0, "dac", 2019]], "Junnan Shan": [0, ["Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms", ["Junnan Shan", "Mario R. Casu", "Jordi Cortadella", "Luciano Lavagno", "Mihai T. Lazarescu"], "https://doi.org/10.1145/3316781.3317821", 0, "dac", 2019]], "Seokwon Kang": [0.9998172074556351, ["GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures", ["Seokwon Kang", "Yongseung Yu", "Jiho Kim", "Yongjun Park"], "https://doi.org/10.1145/3316781.3317833", 0, "dac", 2019]], "Guillem Bernat": [0, ["Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines", ["Hamid Tabani", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla", "Guillem Bernat"], "https://doi.org/10.1145/3316781.3317779", 0, "dac", 2019]], "Zimeng Zhou": [0, ["Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources", ["Zimeng Zhou", "Chenchen Fu", "Chun Jason Xue", "Song Han"], "https://doi.org/10.1145/3316781.3317926", 0, "dac", 2019]], "Jose Duato": [0, ["DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip", ["Tomas Picornell", "Jose Flich", "Carles Hernandez", "Jose Duato"], "https://doi.org/10.1145/3316781.3317794", 0, "dac", 2019]], "Aviral Shrivastava": [0, ["Software Approaches for In-time Resilience", ["Aviral Shrivastava", "Moslem Didehban"], "https://doi.org/10.1145/3316781.3323487", 0, "dac", 2019]], "Elad Alon": [0, ["Open-Source EDA Tools and IP, A View from the Trenches", ["Elad Alon", "Krste Asanovic", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3316781.3323481", 0, "dac", 2019]], "Mina Niknafs": [0, ["Runtime Resource Management with Workload Prediction", ["Mina Niknafs", "Ivan Ukhov", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3316781.3317902", 0, "dac", 2019]], "Zdenek Vasicek": [0, ["autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components", ["Vojtech Mrazek", "Muhammad Abdullah Hanif", "Zdenek Vasicek", "Lukas Sekanina", "Muhammad Shafique"], "https://doi.org/10.1145/3316781.3317781", 0, "dac", 2019]], "Philippe Matagne": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Matthew M. Ziegler": [0, ["A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors", ["Jihye Kwon", "Matthew M. Ziegler", "Luca P. Carloni"], "https://doi.org/10.1145/3316781.3323919", 0, "dac", 2019]], "Hao Geng": [0, ["Sensor Drift Calibration via Spatial Correlation Model in Smart Building", ["Tinghuan Chen", "Bingqing Lin", "Hao Geng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317909", 0, "dac", 2019], ["Faster Region-based Hotspot Detection", ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317824", 0, "dac", 2019]], "Theocharis Theocharides": [0, ["Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities", ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "https://doi.org/10.1145/3316781.3323472", 0, "dac", 2019]], "Nan Guan": [0, ["Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores", ["Xu Jiang", "Nan Guan", "Weichen Liu", "Maolin Yang"], "https://doi.org/10.1145/3316781.3317907", 0, "dac", 2019], ["Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks", ["Jinghao Sun", "Nan Guan", "Xiaoqing Wang", "Chenhan Jin", "Yaoyao Chi"], "https://doi.org/10.1145/3316781.3317891", 0, "dac", 2019]], "Mateus Fogaca": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Stefano Corda": [0, ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Mei Wen": [0, ["Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System", ["Junzhong Shen", "Deguang Wang", "You Huang", "Mei Wen", "Chunyuan Zhang"], "https://doi.org/10.1145/3316781.3317906", 0, "dac", 2019]], "Wenjing Hu": [0, ["A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment", ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "https://doi.org/10.1145/3316781.3317736", 0, "dac", 2019]], "Setareh Rafatirad": [0, ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Geoff V. Merrett": [0, ["Efficient State Retention through Paged Memory Management for Reactive Transient Computing", ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "https://doi.org/10.1145/3316781.3317812", 0, "dac", 2019]], "Giovanni Ansaloni": [0, ["Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits", ["Ilaria Scarabottolo", "Giovanni Ansaloni", "George A. Constantinides", "Laura Pozzi"], "https://doi.org/10.1145/3316781.3317878", 0, "dac", 2019]], "Onur Sahin": [0, ["Towards Practical Record and Replay for Mobile Applications", ["Onur Sahin", "Assel Aliyeva", "Hariharan Mathavan", "Ayse Kivilcim Coskun", "Manuel Egele"], "https://doi.org/10.1145/3316781.3322476", 0, "dac", 2019]], "Zebo Peng": [0, ["Runtime Resource Management with Workload Prediction", ["Mina Niknafs", "Ivan Ukhov", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3316781.3317902", 0, "dac", 2019]], "Subhasish Mitra": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Tsung-Yi Ho": [0, ["A General Cache Framework for Efficient Generation of Timing Critical Paths", ["Kuan-Ming Lai", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/3316781.3317744", 0, "dac", 2019], ["MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports", ["Xing Huang", "Tsung-Yi Ho", "Wenzhong Guo", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3316781.3317864", 0, "dac", 2019]], "Renhai Chen": [0, ["Internal Structure Aware RDF Data Management in SSDs", ["Renhai Chen", "Qiming Guan", "Guohua Yan", "Zhiyong Feng"], "https://doi.org/10.1145/3316781.3322466", 0, "dac", 2019]], "Edwin Hsing-Mean Sha": [0, ["Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search", ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "https://doi.org/10.1145/3316781.3317757", 0, "dac", 2019], ["A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory", ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "https://doi.org/10.1145/3316781.3317752", 0, "dac", 2019]], "Onur Mutlu": [0, ["Enabling Practical Processing in and near Memory for Data-Intensive Computing", ["Onur Mutlu", "Saugata Ghose", "Juan Gomez-Luna", "Rachata Ausavarungnirun"], "https://doi.org/10.1145/3316781.3323476", 0, "dac", 2019], ["NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning", ["Gagandeep Singh", "Juan Gomez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "https://doi.org/10.1145/3316781.3317867", 0, "dac", 2019]], "Kiyoung Choi": [1, ["Acceleration of DNN Backward Propagation by Selective Computation of Gradients", ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "https://doi.org/10.1145/3316781.3317755", 0, "dac", 2019]], "Yongseung Yu": [0.9913505464792252, ["GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures", ["Seokwon Kang", "Yongseung Yu", "Jiho Kim", "Yongjun Park"], "https://doi.org/10.1145/3316781.3317833", 0, "dac", 2019]], "Leland Chang": [2.2686143438477302e-05, ["BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "https://doi.org/10.1145/3316781.3317783", 0, "dac", 2019]], "Wen-Mei Hwu": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Samatha Gummalla": [0, ["Protecting RISC-V against Side-Channel Attacks", ["Elke De Mulder", "Samatha Gummalla", "Michael Hutter"], "https://doi.org/10.1145/3316781.3323485", 0, "dac", 2019]], "Kevin Skadron": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Ahmad-Reza Sadeghi": [0, ["In Hardware We Trust: Gains and Pains of Hardware-assisted Security", ["Lejla Batina", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "https://doi.org/10.1145/3316781.3323480", 0, "dac", 2019], ["HardScope: Hardening Embedded Systems Against Data-Oriented Attacks", ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3316781.3317836", 0, "dac", 2019], ["ARM2GC: Succinct Garbled Processor for Secure Computation", ["Ebrahim M. Songhori", "M. Sadegh Riazi", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3316781.3317777", 0, "dac", 2019]], "Debayan Das": [0, ["X-DeepSCA: Cross-Device Deep Learning Side Channel Attack", ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "https://doi.org/10.1145/3316781.3317934", 0, "dac", 2019]], "Wei Zhong": [0, ["Faster Region-based Hotspot Detection", ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317824", 0, "dac", 2019]], "Po-Cheng Pan": [0, ["An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis", ["Po-Cheng Pan", "Chien-Chia Huang", "Hung-Ming Chen"], "https://doi.org/10.1145/3316781.3322467", 0, "dac", 2019]], "Alexandre Levisse": [0, ["A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture", ["William Andrew Simon", "Juan Galicia", "Alexandre Levisse", "Marina Zapater", "David Atienza"], "https://doi.org/10.1145/3316781.3317741", 0, "dac", 2019]], "Sehun Park": [0.9142275601625443, ["Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns", ["Jaeha Kung", "Junki Park", "Sehun Park", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317879", 0, "dac", 2019]], "Kyle Rupnow": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Kai-Shun Hu": [0, ["Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition", ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "https://doi.org/10.1145/3316781.3317882", 0, "dac", 2019]], "Cong Shi": [0, ["Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis", ["Yongchen Wang", "Ying Wang", "Huawei Li", "Cong Shi", "Xiaowei Li"], "https://doi.org/10.1145/3316781.3317919", 0, "dac", 2019]], "Longxing Shi": [0, ["Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation", ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "https://doi.org/10.1145/3316781.3317863", 0, "dac", 2019]], "Abhijitt Dhavlle": [0, ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Siva Satyendra Sahoo": [0, ["A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems", ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"], "https://doi.org/10.1145/3316781.3317746", 0, "dac", 2019]], "Lei He": [0, ["Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation", ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "https://doi.org/10.1145/3316781.3317863", 0, "dac", 2019]], "Winston Haaswijk": [0, ["Scalable Generic Logic Synthesis: One Approach to Rule Them All", ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amaru", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3316781.3317905", 0, "dac", 2019]], "Chunyuan Zhang": [0, ["Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System", ["Junzhong Shen", "Deguang Wang", "You Huang", "Mei Wen", "Chunyuan Zhang"], "https://doi.org/10.1145/3316781.3317906", 0, "dac", 2019]], "S. M. Reza Tayaranian": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Farrukh Yasin": [0, ["Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications", ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "https://doi.org/10.1145/3316781.3317886", 0, "dac", 2019]], "Hai Zhou": [0, ["Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing", ["Zhengyu Chen", "Hai Zhou", "Jie Gu"], "https://doi.org/10.1145/3316781.3317800", 0, "dac", 2019]], "Benoit Dupont de Dinechin": [0, ["Consolidating High-Integrity, High-Performance, and Cyber-Security Functions on a Manycore Processor", ["Benoit Dupont de Dinechin"], "https://doi.org/10.1145/3316781.3323473", 0, "dac", 2019]], "Jiang Hu": [0, ["A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation", ["He Zhou", "Sunil P. Khatri", "Jiang Hu", "Frank Liu"], "https://doi.org/10.1145/3316781.3317748", 0, "dac", 2019], ["ALIGN: Open-Source Analog Layout Automation from the Ground Up", ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3316781.3323471", 0, "dac", 2019], ["Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism", ["Erick Carvajal Barboza", "Nishchal Shukla", "Yiran Chen", "Jiang Hu"], "https://doi.org/10.1145/3316781.3317857", 0, "dac", 2019]], "Guohao Dai": [0, ["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM", ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3316781.3317739", 0, "dac", 2019], ["Memory-Bound Proof-of-Work Acceleration for Blockchain Applications", ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/3316781.3317862", 0, "dac", 2019]], "Baris Aksanli": [0, ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019]], "Wooseok Yi": [0.9812810868024826, ["BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation", ["Sungju Ryu", "Hyungjun Kim", "Wooseok Yi", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317784", 0, "dac", 2019]], "Dongrui Fan": [0, ["Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture", ["Farzaneh Zokaee", "Mingzhe Zhang", "Xiaochun Ye", "Dongrui Fan", "Lei Jiang"], "https://doi.org/10.1145/3316781.3317858", 0, "dac", 2019]], "Shuo-Han Chen": [0, ["Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang", "Chun-Feng Wu"], "https://doi.org/10.1145/3316781.3317817", 0, "dac", 2019], ["The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3316781.3317922", 0, "dac", 2019]], "Morteza Hosseini": [0, ["On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers", ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "https://doi.org/10.1145/3316781.3317873", 0, "dac", 2019]], "Runbin Shi": [0, ["E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System", ["Runbin Shi", "Junjie Liu", "Hayden Kwok-Hay So", "Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3316781.3317813", 0, "dac", 2019]], "Tinghuan Chen": [0, ["Sensor Drift Calibration via Spatial Correlation Model in Smart Building", ["Tinghuan Chen", "Bingqing Lin", "Hao Geng", "Bei Yu"], "https://doi.org/10.1145/3316781.3317909", 0, "dac", 2019]], "Dan Zheng": [0, ["MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses", ["Jingsong Chen", "Jinwei Liu", "Gengjie Chen", "Dan Zheng", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3316781.3317860", 0, "dac", 2019]], "Liang Liang": [0, ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "Lee-Sup Kim": [0.9903254508972168, ["An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices", ["Seungkyu Choi", "Jaekang Shin", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3316781.3317769", 0, "dac", 2019]], "Louis-Noel Pouchet": [0, ["Effect of Distributed Directories in Mesh Interconnects", ["Marcos Horro", "Mahmut T. Kandemir", "Louis-Noel Pouchet", "Gabriel Rodriguez", "Juan Tourino"], "https://doi.org/10.1145/3316781.3317808", 0, "dac", 2019]], "Zhiyong Feng": [0, ["Internal Structure Aware RDF Data Management in SSDs", ["Renhai Chen", "Qiming Guan", "Guohua Yan", "Zhiyong Feng"], "https://doi.org/10.1145/3316781.3322466", 0, "dac", 2019]], "Venkata Yaswanth Raparti": [0, ["Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing", ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "https://doi.org/10.1145/3316781.3317851", 0, "dac", 2019]], "Youyou Lu": [0, ["No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance", ["Fan Yang", "Youyou Lu", "Youmin Chen", "Haiyu Mao", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317869", 0, "dac", 2019], ["ASCache: An Approximate SSD Cache for Error-Tolerant Applications", ["Fei Li", "Youyou Lu", "Zhongjie Wu", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317778", 0, "dac", 2019]], "Chen-Hao Hsu": [0, ["A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing", ["Chen-Hao Hsu", "Shao-Chun Hung", "Hao Chen", "Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317740", 0, "dac", 2019]], "Chunyan Li": [0, ["Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory", ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317760", 0, "dac", 2019]], "Nishchal Shukla": [0, ["Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism", ["Erick Carvajal Barboza", "Nishchal Shukla", "Yiran Chen", "Jiang Hu"], "https://doi.org/10.1145/3316781.3317857", 0, "dac", 2019]], "Deguang Wang": [9.335144932265393e-05, ["Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System", ["Junzhong Shen", "Deguang Wang", "You Huang", "Mei Wen", "Chunyuan Zhang"], "https://doi.org/10.1145/3316781.3317906", 0, "dac", 2019]], "Roland Meyer": [0, ["Temporal Tracing of On-Chip Signals using Timeprints", ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "https://doi.org/10.1145/3316781.3317920", 0, "dac", 2019]], "Jae-Joon Kim": [0.9883481711149216, ["BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation", ["Sungju Ryu", "Hyungjun Kim", "Wooseok Yi", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317784", 0, "dac", 2019], ["Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns", ["Jaeha Kung", "Junki Park", "Sehun Park", "Jae-Joon Kim"], "https://doi.org/10.1145/3316781.3317879", 0, "dac", 2019]], "Jacob R. Stevens": [0, ["X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks", ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3316781.3317935", 0, "dac", 2019]], "Ming-Chang Yang": [0.004850061843171716, ["Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang", "Chun-Feng Wu"], "https://doi.org/10.1145/3316781.3317817", 0, "dac", 2019], ["The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization", ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3316781.3317922", 0, "dac", 2019]], "Huaqiang Wu": [5.860088947429176e-08, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Hengliang Zhu": [0, ["Efficient Layout Hotspot Detection via Binarized Residual Neural Network", ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3316781.3317811", 0, "dac", 2019]], "Hyeon Uk Sim": [0.9992760717868805, ["Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing", ["Sugil Lee", "Hyeon Uk Sim", "Jooyeon Choi", "Jongeun Lee"], "https://doi.org/10.1145/3316781.3317916", 0, "dac", 2019]], "Dara Rahmati": [0, ["SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks", ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "https://doi.org/10.1145/3316781.3317911", 0, "dac", 2019]], "Sairaj Amberkar": [0, ["Adversarial Attack on Microarchitectural Events based Malware Detectors", ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "https://doi.org/10.1145/3316781.3317762", 0, "dac", 2019]], "Keshab K. Parhi": [0, ["Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding", ["Xingyi Liu", "Keshab K. Parhi"], "https://doi.org/10.1145/3316781.3317791", 0, "dac", 2019]], "Farzaneh Zokaee": [0, ["Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture", ["Farzaneh Zokaee", "Mingzhe Zhang", "Xiaochun Ye", "Dongrui Fan", "Lei Jiang"], "https://doi.org/10.1145/3316781.3317858", 0, "dac", 2019]], "Bing Li": [0, ["MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports", ["Xing Huang", "Tsung-Yi Ho", "Wenzhong Guo", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3316781.3317864", 0, "dac", 2019]], "Zhonghai Lu": [0, ["ANN Based Admission Control for On-Chip Networks", ["Boqian Wang", "Zhonghai Lu", "Shenggang Chen"], "https://doi.org/10.1145/3316781.3317772", 0, "dac", 2019]], "Hamid Tabani": [0, ["Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines", ["Hamid Tabani", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla", "Guillem Bernat"], "https://doi.org/10.1145/3316781.3317779", 0, "dac", 2019]], "Xiaochen Peng": [0, ["Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis", ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "https://doi.org/10.1145/3316781.3317797", 0, "dac", 2019]], "Qiancun Huang": [0, ["Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation", ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "https://doi.org/10.1145/3316781.3317863", 0, "dac", 2019]], "Yao-Wen Chang": [4.253035257306692e-08, ["BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement", ["Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317782", 0, "dac", 2019], ["A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing", ["Chen-Hao Hsu", "Shao-Chun Hung", "Hao Chen", "Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317740", 0, "dac", 2019]], "Jason M. Fung": [0, ["Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs", ["Sayak Ray", "Nishant Ghosh", "Ramya Jayaram Masti", "Arun K. Kanuparthi", "Jason M. Fung"], "https://doi.org/10.1145/3316781.3323478", 0, "dac", 2019]], "Daniel Casini": [0, ["Analyzing Parallel Real-Time Tasks Implemented with Thread Pools", ["Daniel Casini", "Alessandro Biondi", "Giorgio C. Buttazzo"], "https://doi.org/10.1145/3316781.3317771", 0, "dac", 2019]], "Jinhang Choi": [0.4136433005332947, ["Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing", ["Jinhang Choi", "Zeinab Hakimi", "Philip W. Shin", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3316781.3317792", 0, "dac", 2019]], "Nam Sung Kim": [0.9872660338878632, ["LL-PCM: Low-Latency Phase Change Memory Architecture", ["Nam Sung Kim", "Choungki Song", "Woo Young Cho", "Jian Huang", "Myoungsoo Jung"], "https://doi.org/10.1145/3316781.3317853", 0, "dac", 2019], ["Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems", ["Nam Sung Kim", "Pankaj Mehra"], "https://doi.org/10.1145/3316781.3323484", 0, "dac", 2019]], "Hans Liljestrand": [0, ["Authenticated Call Stack", ["Hans Liljestrand", "Thomas Nyman", "Jan-Erik Ekberg", "N. Asokan"], "https://doi.org/10.1145/3316781.3322469", 0, "dac", 2019]], "Minah Lee": [0.5, ["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse", ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "https://doi.org/10.1145/3316781.3317775", 0, "dac", 2019]], "Fan Wu": [4.2260115151293576e-05, ["ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control", ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317774", 0, "dac", 2019]], "Valeria Bertacco": [0, ["DREDGE: Dynamic Repartitioning during Dynamic Graph Execution", ["Andrew McCrabb", "Eric Winsor", "Valeria Bertacco"], "https://doi.org/10.1145/3316781.3317804", 0, "dac", 2019]], "Jacob A. Abraham": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]], "Bangqi Xu": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Marian Verhelst": [0, ["ProbLP: A framework for low-precision probabilistic inference", ["Nimish Shah", "Laura I. Galindez Olascoaga", "Wannes Meert", "Marian Verhelst"], "https://doi.org/10.1145/3316781.3317885", 0, "dac", 2019]], "Alessandro Biondi": [0, ["Analyzing Parallel Real-Time Tasks Implemented with Thread Pools", ["Daniel Casini", "Alessandro Biondi", "Giorgio C. Buttazzo"], "https://doi.org/10.1145/3316781.3317771", 0, "dac", 2019]], "Yue Xu": [0, ["Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "https://doi.org/10.1145/3316781.3317927", 0, "dac", 2019]], "G. Edward Suh": [4.7297046487648764e-11, ["Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES", ["Zhenghong Jiang", "Hanchen Jin", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317798", 0, "dac", 2019]], "Evangeline F. Y. Young": [0, ["Attacking Split Manufacturing from a Deep Learning Perspective", ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3316781.3317780", 0, "dac", 2019], ["MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses", ["Jingsong Chen", "Jinwei Liu", "Gengjie Chen", "Dan Zheng", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3316781.3317860", 0, "dac", 2019], ["FIT: Fill Insertion Considering Timing", ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3316781.3317826", 0, "dac", 2019]], "Linh Thi Xuan Phan": [0, ["Holistic multi-resource allocation for multicore real-time virtualization", ["Meng Xu", "Robert Gifford", "Linh Thi Xuan Phan"], "https://doi.org/10.1145/3316781.3317840", 0, "dac", 2019]], "Fei Li": [0, ["ASCache: An Approximate SSD Cache for Error-Tolerant Applications", ["Fei Li", "Youyou Lu", "Zhongjie Wu", "Jiwu Shu"], "https://doi.org/10.1145/3316781.3317778", 0, "dac", 2019]], "Namhyung Kim": [0.9972514510154724, ["Acceleration of DNN Backward Propagation by Selective Computation of Gradients", ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "https://doi.org/10.1145/3316781.3317755", 0, "dac", 2019]], "Tutu Ajayi": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Xiaofan Zhang": [0, ["FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge", ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "https://doi.org/10.1145/3316781.3317829", 0, "dac", 2019]], "Sherief Reda": [0, ["Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project", ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Fogaca", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "https://doi.org/10.1145/3316781.3326334", 0, "dac", 2019]], "Junjie Liu": [0, ["E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System", ["Runbin Shi", "Junjie Liu", "Hayden Kwok-Hay So", "Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3316781.3317813", 0, "dac", 2019]], "Juan Galicia": [0, ["A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture", ["William Andrew Simon", "Juan Galicia", "Alexandre Levisse", "Marina Zapater", "David Atienza"], "https://doi.org/10.1145/3316781.3317741", 0, "dac", 2019]], "Ya-Chieh Lai": [0, ["DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder", ["Haoyu Yang", "Piyush Pathak", "Frank Gennari", "Ya-Chieh Lai", "Bei Yu"], "https://doi.org/10.1145/3316781.3317795", 0, "dac", 2019]], "Shao-Chun Hung": [0, ["Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis", ["Hao Chen", "Shao-Chun Hung", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3316781.3317801", 0, "dac", 2019], ["A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing", ["Chen-Hao Hsu", "Shao-Chun Hung", "Hao Chen", "Fan-Keng Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3316781.3317740", 0, "dac", 2019]], "Chengmo Yang": [0.0009009499044623226, ["A Fault-Tolerant Neural Network Architecture", ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "https://doi.org/10.1145/3316781.3317742", 0, "dac", 2019], ["WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime", ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "https://doi.org/10.1145/3316781.3317929", 0, "dac", 2019]], "Luciano Lavagno": [0, ["Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms", ["Junnan Shan", "Mario R. Casu", "Jordi Cortadella", "Luciano Lavagno", "Mihai T. Lazarescu"], "https://doi.org/10.1145/3316781.3317821", 0, "dac", 2019]], "Minxuan Zhou": [0, ["Thermal-Aware Design and Management for Search-based In-Memory Acceleration", ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317923", 0, "dac", 2019]], "Milos Grujic": [0, ["Design Principles for True Random Number Generators for Security Applications", ["Milos Grujic", "Vladimir Rozic", "David Johnston", "John Kelsey", "Ingrid Verbauwhede"], "https://doi.org/10.1145/3316781.3323482", 0, "dac", 2019]], "Leon Wu": [0.013684800826013088, ["New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines", ["Tianshi Wang", "Leon Wu", "Jaijeet Roychowdhury"], "https://doi.org/10.1145/3316781.3322473", 0, "dac", 2019]], "Cunxi Yu": [3.476043772820958e-07, ["Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets", ["Cunxi Yu", "Zhiru Zhang"], "https://doi.org/10.1145/3316781.3317876", 0, "dac", 2019]], "Francesco Barchi": [0, ["Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR", ["Francesco Barchi", "Gianvito Urgese", "Enrico Macii", "Andrea Acquaviva"], "https://doi.org/10.1145/3316781.3317789", 0, "dac", 2019]], "Robert Wille": [0, ["Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations", ["Robert Wille", "Lukas Burgholzer", "Alwin Zulehner"], "https://doi.org/10.1145/3316781.3317859", 0, "dac", 2019]], "Sri Parameswaran": [0, ["RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks", ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3316781.3317899", 0, "dac", 2019], ["Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias", ["Hassaan Saadat", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/3316781.3317773", 0, "dac", 2019]], "Shubham Gupta": [0, ["DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring", ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "https://doi.org/10.1145/3316781.3317799", 0, "dac", 2019]], "Naoya Niwa": [0, ["Sparse 3-D NoCs with Inductive Coupling", ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "https://doi.org/10.1145/3316781.3317913", 0, "dac", 2019]], "Gabriel L. Nazar": [0, ["High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs", ["Marcos T. Leipnitz", "Gabriel L. Nazar"], "https://doi.org/10.1145/3316781.3317839", 0, "dac", 2019]], "Hai Li": [0, ["MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications", ["Jiachen Mao", "Qing Yang", "Ang Li", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/3316781.3317865", 0, "dac", 2019]], "Youngdon Jung": [0.9962488412857056, ["RansomBlocker: a Low-Overhead Ransomware-Proof SSD", ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "https://doi.org/10.1145/3316781.3317889", 0, "dac", 2019]], "Gabriel Rodriguez": [0, ["Effect of Distributed Directories in Mesh Interconnects", ["Marcos Horro", "Mahmut T. Kandemir", "Louis-Noel Pouchet", "Gabriel Rodriguez", "Juan Tourino"], "https://doi.org/10.1145/3316781.3317808", 0, "dac", 2019]], "Ningxi Liu": [0, ["Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference", ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "https://doi.org/10.1145/3316781.3317770", 0, "dac", 2019]], "Seungkyu Choi": [0.9999831914901733, ["An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices", ["Seungkyu Choi", "Jaekang Shin", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3316781.3317769", 0, "dac", 2019]], "John Messerly": [0, ["BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing", ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "https://doi.org/10.1145/3316781.3317785", 0, "dac", 2019]], "Zhengyu Chen": [0, ["Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing", ["Zhengyu Chen", "Hai Zhou", "Jie Gu"], "https://doi.org/10.1145/3316781.3317800", 0, "dac", 2019]], "Mircea Stan": [0, ["Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "https://doi.org/10.1145/3316781.3323474", 0, "dac", 2019]]}